Semiconductor device manufacturing: process – Introduction of conductivity modifying dopant into... – Plasma
Reexamination Certificate
1999-10-20
2001-04-10
Mulpuri, Savitri (Department: 2812)
Semiconductor device manufacturing: process
Introduction of conductivity modifying dopant into...
Plasma
C438S530000
Reexamination Certificate
active
06214707
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to methods for forming semiconductor structures, and in particular, for forming shallow, implanted regions in semiconductor structures.
BACKGROUND OF THE INVENTION
Semiconductor devices contain regions or junctions “doped” with ions of a different composition than the bulk material. Several techniques are available to form doped regions. Of these techniques, ion implantation is the most common. Ions are injected into semiconductor surfaces at an energy and dose to achieve desired junction depths. Such implant energies and implant doses are selected according to the desired junction depth. Implant energies also vary with the type of ion being implanted.
Using ion implantation is advantageous over diffusion doping, another doping technique. Diffusion doping requires clean surfaces, free of contaminants and other defects, which can act as diffusion barriers. Furthermore, diffusion doping does not allow for precise control of the number of diffused dopant species.
One challenge while using ion implantation is that it creates lattice damage due to the high energy required to implant ions to certain depths. When implanted ions enter a semiconductor substrate, they undergo numerous scatterings, displacing atoms in the lattice along the way. The path which an ion makes through a semiconductor substrate is marked with lattice defects, such as vacancies, interstitials, and/or dislocations. Subsequent annealing steps are needed to remove the damage due to implanted ions.
Annealing time varies, depending on the implant energy used and the type of ions implanted. Longer annealing times can present a problem in that dopants tend to migrate, often farther than they should, resulting in deeper junctions and smaller dopant gradients, when heat is applied. The longer a structure is held at a certain temperature, the more time dopants have to migrate into undesired areas. When lattice damage is severe enough, it is often impossible to reduce the lattice defects to a desirable level without disrupting other regions in a structure. While raising the annealing temperature shortens the time period required to reduce lattice defects in a structure, this does not cure the problem associated with annealing because dopants tend to migrate at a faster rate into undesired areas. When considering annealing steps, it is also important to keep in mind the thermal budget of the process. More heat or a longer annealing time increases the thermal budget. Thus, subsequent thermal steps have to be ignored completely, often resulting in not being able to completely fabricate a manufacturable circuit.
As semiconductor integrated circuits (ICs) are becoming more dense, scaled devices with reduced feature sizes are much more sensitive and control of fabrication parameters is more stringent. Moreover, doped regions within devices are also becoming much shallower. Problems associated with ion implantation discussed above make it even more difficult to precisely control the depth of implanted ions in shallow regions and keep these regions free from any damage. Implanted ions travel in a path through an implanted substrate, which often comprises ions which straggle from desired paths due to inconsistencies in the number of scatterings that occur in its path. Straggle causes implanted ions to migrate into regions outside of the narrow perimeter in which ions are being implanted. Furthermore, surface and junction damage created by ion implantation is even more difficult to remove. Long, high temperature anneals required to remove such lattice damage are even more of a problem due to the smaller distances which dopants have to travel before they migrate into undesired areas.
Due to the trend of decreasing device sizes in ICs, there is a need for doping shallow regions in semiconductor structures in a manner in which damage due to ion implantation is prevented. Long, high-temperature anneals can degrade device performance. Therefore, there is a need to prevent the need for such damage anneals, by preventing damage during implantation. There is a further need for decreasing the thermal budget required for forming such doped regions.
SUMMARY OF THE INVENTION
The present invention teaches a method and apparatus for implanting semiconductor substrates, without severely damaging the lattice structure. By heating the chuck, which holds the semiconductor substrate, while implanting the substrate, subsequent anneals, if needed at all, can be performed at much lower temperatures because many defects are not formed at all using the method of the invention. This results in a tremendous savings in the thermal budget for a manufacturing process.
Plasma doping is used to implant shallow regions in a semiconductor substrates. Plasma ions gain an excitation energy, which is variable, needed to implant to certain depths, by applying an adjustable rf-induced voltage to certain reactant gases at a level associated with desired implant depths. The reactant gases comprise material to be implanted in the semiconductor substrate and a carrier gas, such as argon and other inert gases. Excitation energies used in plasma doping are smaller than conventional implantation energies. Thus, implanted atoms using plasma doping do not have a tendency to straggle into areas outside of a desired implant area. Furthermore, such lower energies do not damage the lattice structure when combined with heating the substrate.
This invention is crucial to meet the demands of doping shallow regions in semiconductor structures. Structures resulting from the application of the invention, such as source/drain regions in dynamic random access memory (DRAM) transistors and elevated source/drain regions, function more efficiently due to their lower defect densities. In DRAMs, refresh time is improved by producing defect-free source/drains in the DRAM transistors. As device are becoming smaller, and they are required to perform more functions, it is important that they function in a time-efficient manner. Demands for faster devices require that regions within a device be fabricated with as low of a defect density as possible. Furthermore, resulting structures are not plagued by unwanted dopant migration, induced by long, high-temperature anneals required to alleviate lattice defects created when using prior art techniques.
REFERENCES:
patent: 4937205 (1990-06-01), Nakayama et al.
patent: 5162241 (1992-11-01), Mori et al.
patent: 5270250 (1993-12-01), Murai et al.
patent: 5403756 (1995-04-01), Yoshinouchi et al.
patent: 5422305 (1995-06-01), Seabaugh et al.
patent: 5448081 (1995-09-01), Malhi
patent: 5466949 (1995-11-01), Okuno
patent: 5561072 (1996-10-01), Saito
patent: 5602047 (1997-02-01), Tsai et al.
patent: 5672541 (1997-09-01), Booske et al.
patent: 5753886 (1998-05-01), Iwamura et al.
Rhodes Howard E.
Thakur Randhir P. S.
Micro)n Technology, Inc.
Mulpuri Savitri
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Method of forming a doped region in a semiconductor substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a doped region in a semiconductor substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a doped region in a semiconductor substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2455991