Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1999-02-08
2001-05-29
Tsai, Jey (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
Reexamination Certificate
active
06238969
ABSTRACT:
TECHNICAL FIELD
This invention relates generally to capacitor formation in semiconductor wafer processing, and to resultant capacitor constructions.
BACKGROUND OF THE INVENTION
As DRAMs increase in memory cell density, there is a continuing challenge to maintain sufficiently high storage capacitance despite decreasing cell area. Additionally, there is a continuing goal to further decrease cell area.
The principal way of increasing cell capacitance is through cell structure techniques. Such techniques include three-dimensional cell capacitors, such as trenched or stacked capacitors. This invention concerns stacked capacitor cell constructions, including what are commonly known as crown or cylindrical container stacked capacitors.
REFERENCES:
patent: 4558509 (1985-12-01), Tiwari
patent: 4568565 (1986-02-01), Gupta et al.
patent: 5005072 (1991-04-01), Gonzalez
patent: 5006481 (1991-04-01), Chan et al.
patent: 5021357 (1991-06-01), Taguchi et al.
patent: 5023683 (1991-06-01), Yamada
patent: 5053351 (1991-10-01), Fazan et al.
patent: 5061651 (1991-10-01), Ino
patent: 5071781 (1991-12-01), Seo et al.
patent: 5116776 (1992-05-01), Chan et al.
patent: 5126810 (1992-06-01), Gotou
patent: 5130172 (1992-07-01), Hicks et al.
patent: 5135883 (1992-08-01), Bae et al.
patent: 5139825 (1992-08-01), Gordon et al.
patent: 5164337 (1992-11-01), Ogawa et al.
patent: 5168073 (1992-12-01), Gonzalez et al.
patent: 5170233 (1992-12-01), Liu et al.
patent: 5206787 (1993-04-01), Fujioka
patent: 5214296 (1993-05-01), Nakata et al.
patent: 5216267 (1993-06-01), Jin et al.
patent: 5223729 (1993-06-01), Kudoh et al.
patent: 5247196 (1993-09-01), Kimura
patent: 5262662 (1993-11-01), Gonzalez et al.
patent: 5285092 (1994-02-01), Yoneda
patent: 5290726 (1994-03-01), Kim
patent: 5300321 (1994-04-01), Nakano et al.
patent: 5320878 (1994-06-01), Maya
patent: 5403620 (1995-04-01), Kaesz et al.
patent: 5622882 (1997-04-01), Yee
patent: 5631184 (1997-05-01), Ikemasu et al.
S. H. Woo et al., “Selective Etching Technology ofin-situP Doped Poly-Si (SEDOP) for High Density DRAM Capacitors”, 1994 Symposium on VLSI Technology Digest of Technical Papers, IEEE, pp. 25-26.
T. Morihara et al., “Disk-Shaped Stacked Capacitor Cell for 256 Mb Dynamic Random-Access Memory”, Aug. 19, 1994, Jpn. J. Appl. Phys. vol. 33 (1994), Pt. 1, No. 8, pp. 14-19.
Burkhard Niemer et al., “Organometallic Chemical Vapor Deposition Of Tungsten Metal, And Suppression Of Carbon Incorporation By Codeposition Of Platinum”, University of California, Dept. of Chemistry and Biochemistry, May, 1992.
J.R. Conrad et al., “Ion Beam Assisted Coating And Surface Modification With Plasma Source Ion Implantation”, J. Vac. Sci. Technol. A 8 (4), Jul./Aug., 1990, 3146-3151.
S. Inoue et al., A Spread Stacked Capacitor (SSC) Cell for 64Mbit DRAM's, IEEE 1989, pp. 31-34 (2.3.1 -2.3.4).
T. Ema et al., 3-dimensional Stacked Capacitor Cell For 16M and 64M DRAM's, IEDM 1988, pp. 592-595.
H. Watanabe et al., “Stacked Capacitor Cells for High-Density Dynamic RAMs”, IEDM 1988, pp. 600-603.
D. Temmler, multilayer Vertical Stacked Capacitors (MVSTC) For 64Mbit and 256Mbit DRAM's, Article, no date, pp. 13-14.
Fazan Pierre C.
Figura Thomas
Micro)n Technology, Inc.
Tsai Jey
Wells, St. John, Roberts Gregory & Matkin P.S.
LandOfFree
Method of forming a capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a capacitor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2551232