Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-02-08
2000-11-07
Tsai, Jey
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438253, H01L 218242
Patent
active
061435988
ABSTRACT:
A capacitor element of a semiconductor device used for high density semiconductor circuits is formed by the steps of forming the bottom plate of the capacitor, submitting the top of the bottom plate to plasma treatment in an oxidizing medium where nitrogen and oxygen are present, depositing a dielectric layer and submitting the top of the dielectric layer to plasma treatment in an oxidizing medium where nitrogen and oxygen are present. Various materials are used for the plasma treatment in an oxidizing medium where nitrogen and oxygen are present. While the present invention uses amorphous silicon as the dielectric material, plasma treatment in an oxidizing medium where nitrogen and oxygen are present can readily applied to a number of other dielectric materials. The objective in constructing capacitors for semiconductor circuits is to reduce the thickness of the dielectric material as much as possible and use a dielectric material for the dielectric which has a high dielectric constant, this increases the value of the capacitor electrical charge which can be carried by the capacitor. The objective of the present invention is to eliminate the leakage current between the plates of a capacitor so that the capacitor can maintain a high voltage between the top and the bottom plate.
REFERENCES:
patent: 5250456 (1993-10-01), Bryant
patent: 5352623 (1994-10-01), Kamiyama
patent: 5407870 (1995-04-01), Okada et al.
patent: 5438012 (1995-08-01), Kamiyama
patent: 5508221 (1996-04-01), Kamiyama
patent: 5583070 (1996-12-01), Liao et al.
patent: 5629221 (1997-05-01), Chao et al.
patent: 5859760 (1999-01-01), Park et al.
patent: 5985730 (1999-11-01), Lim
Ang Ting Cheong
Chan Lap
Martin John Elmslie
Sudijono John Leonard
Chartered Semiconductor Manufacturing Ltd.
Nanyang Technological University of Singapore
Pike Rosemary L.S.
Saile George O.
Tsai Jey
LandOfFree
Method of fabrication of low leakage capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabrication of low leakage capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabrication of low leakage capacitor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1639933