Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-01-02
1997-08-19
Niebling, John
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438305, 438392, 438396, H01L 21265
Patent
active
056588151
ABSTRACT:
A gate-drain overlapped device, comprising: a first conductive type substrate; a gate insulating film formed on the substrate; a gate comprising a gate conductive line patterned on the gate insulating film, and a conductive layer coated on the gate conductive line and extending to a predetermined length on the gate insulating film; and a drain/source region comprising a second conductive type low density diffusion region in the substrate below the extending area of the conductive layer and a second conductive type high density diffusion region in contact with the low density diffusion region in the substrate, which is significantly improved in the resistance of a polysilicon gate conductive line and in uniform electrical properties.
REFERENCES:
patent: 4777150 (1988-10-01), Deneuville et al.
patent: 4853347 (1989-08-01), Bukhman et al.
patent: 5089432 (1992-02-01), Yoo
patent: 5146291 (1992-09-01), Watabe et al.
patent: 5444024 (1995-08-01), Anjum et al.
patent: 5472896 (1995-12-01), Chen et al.
patent: 5508212 (1996-04-01), Wang et al.
patent: 5543340 (1996-08-01), Lee
Kim Tae Gak
Lee Chang-Jae
Booth Richard A.
LG Semicon Co. Ltd.
Niebling John
LandOfFree
Method of fabricating silicided LDD transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating silicided LDD transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating silicided LDD transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1104407