Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-05-07
2000-11-28
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438297, 438424, 438431, 438692, H01L 21336, H01L 2176, H01L 21461
Patent
active
06153479&
ABSTRACT:
A method of fabricating shallow trench isolation structures. A substrate is provided and a masking layer and an oxide layer are formed respectively on the substrate. The masking layer, the oxide layer and the substrate are defined and an opening is formed within the substrate. A portion of masking layer and the oxide layer are removed and an insulating material is later formed to fill with the opening. The masking layer is removed and the shallow trench isolation structure of this invention is therefore achieved.
REFERENCES:
patent: 5895254 (1999-04-01), Huang et al.
patent: 5940716 (1999-08-01), Jin et al.
patent: 5963819 (1999-10-01), Lan
Chuang Andy
Kuo Chien-Li
Liao Wei-Wu
Jones Josetta I.
Niebling John F.
United Microelectronics Corp.
LandOfFree
Method of fabricating shallow trench isolation structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating shallow trench isolation structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating shallow trench isolation structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1724916