Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-08-29
2006-08-29
Blum, David S. (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S264000, C438S266000, C257SE29129
Reexamination Certificate
active
07098104
ABSTRACT:
A silicon layer doped with an impurity for a floating gate, a protective layer, a silicon nitride layer of a laminated hard mask and a first NSG layer are formed into a desired pattern, on which a second NSG layer is formed and left as a side wall. With the second NSG layer as a mask, the silicon nitride layer is etched. Using the remaining silicon nitride layer as a mask, the silicon layer is etched to form a silicon pattern whose surface is covered with a second protective layer, and the silicon nitride layer is etched out. Accordingly, it is possible to prevent a damage at the surface of the floating gate at the time of forming the floating gate using doped polysilicon.
REFERENCES:
patent: 10-294367 (1998-11-01), None
patent: 11-121638 (1999-04-01), None
patent: 2000-40754 (2000-02-01), None
Kanamori Kohji
Suzuki Junichi
Blum David S.
NEC Electronics Corporation
Young & Thompson
LandOfFree
Method of fabricating semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3653747