Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2009-11-20
2011-12-27
Richards, N Drew (Department: 2895)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S197000, C438S199000, C257S324000
Reexamination Certificate
active
08084315
ABSTRACT:
A technique capable of improving the memory retention characteristics of a non-volatile memory is provided. In particular, a technique of fabricating a non-volatile semiconductor memory device is provided capable of enhancing the film quality of a silicon oxide film even when a silicon oxide film as a first potential barrier film is formed with a plasma oxidation method to improve the memory retention characteristics of the non-volatile memory. After a silicon oxide film, which is a main component of a first potential barrier film, is formed with a plasma oxidation method, plasma nitridation at a high temperature and a heat treatment in an atmosphere containing nitric oxide are performed in combination, thereby forming a silicon oxynitride film on the surface of the silicon oxide film, and segregating nitrogen to an interface between the silicon oxide film and a semiconductor substrate.
REFERENCES:
patent: 6559007 (2003-05-01), Weimer
patent: 7419918 (2008-09-01), Kim et al.
patent: 2006/0110939 (2006-05-01), Joshi et al.
patent: 2006/0246661 (2006-11-01), Joo et al.
patent: 2007/0228453 (2007-10-01), Yamazaki et al.
patent: 2007/0298622 (2007-12-01), Terasaki et al.
patent: 2008/0135922 (2008-06-01), Mitani et al.
patent: 2009/0032863 (2009-02-01), Levy et al.
patent: 2009/0239364 (2009-09-01), Nishita et al.
patent: 06-209009 (1994-07-01), None
patent: 06-291330 (1994-10-01), None
patent: 09-148325 (1997-06-01), None
patent: 09-326478 (1997-12-01), None
patent: 2004-40064 (2004-02-01), None
patent: 2006-156626 (2006-06-01), None
patent: 2007-129240 (2007-05-01), None
patent: 2008-103666 (2008-05-01), None
patent: 1020060106255 (2006-11-01), None
Japan Patent Office office action for patent application JP2009-230759 (Dec. 7, 2010).
Korean Intellectual Property Office (KIPO) for KIPO patent application KR10-2009-0107677 (Apr. 4, 2011).
Hamamura Hirotaka
Terasaki Tadashi
Yamamoto Katsuhiko
Yonamoto Yoshiki
Hitachi Kokusai Electric Inc.
Jung Michael
Kilpatrick Townsend & Stockton LLP
Richards N Drew
LandOfFree
Method of fabricating non-volatile semiconductor memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating non-volatile semiconductor memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating non-volatile semiconductor memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4295045