Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-12-30
2010-11-02
Le, Thao P. (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S257000, C257SE21209
Reexamination Certificate
active
07824992
ABSTRACT:
A method of fabricating a non-volatile memory device includes: forming a tunnel insulation layer pattern and a floating gate electrode layer pattern over a semiconductor substrate; forming an isolation trench by etching an exposed portion of the semiconductor substrate so that the isolation trench is aligned with the tunnel insulation layer pattern and the floating gate electrode layer pattern; forming an isolation layer by filling the isolation trench with a filling insulation layer; forming a hafnium-rich hafnium silicon oxide layer over the isolation layer and the floating gate electrode layer pattern; forming a hafnium-rich hafnium silicon oxynitride layer by carrying out a first nitridation on the hafnium-rich hafnium silicon oxide layer; forming a silicon-rich hafnium silicon oxide layer over the hafnium-rich hafnium silicon oxynitride layer; forming a silicon-rich hafnium silicon oxynitride layer by carrying out a second nitridation on the silicon-rich hafnium silicon oxide layer; and forming a control gate electrode layer over the silicon-rich hafnium silicon oxynitride layer.
REFERENCES:
patent: 6617639 (2003-09-01), Wang et al.
patent: 2007/0187831 (2007-08-01), Ahn et al.
patent: 2008/0124907 (2008-05-01), Forbes et al.
patent: 2009/0134453 (2009-05-01), Govoreanu et al.
patent: 2006-245322 (2006-09-01), None
patent: 10-2008-0005064 (2008-01-01), None
patent: 10-2008-0006270 (2008-01-01), None
patent: 10-2008-0070561 (2008-07-01), None
Cho Heung Jae
Choi Won Joon
Joo Moon Sig
Kim Yong Soo
Hynix / Semiconductor Inc.
Le Thao P.
Marshall & Gerstein & Borun LLP
LandOfFree
Method of fabricating non-volatile memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating non-volatile memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating non-volatile memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4240348