Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-07-14
2000-06-06
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438302, H01L 21336
Patent
active
060717815
ABSTRACT:
There is provided a method of fabricating a lateral MOS transistor, including the steps of (a) forming a gate oxide film on a semiconductor substrate, (b) forming a gate electrode on the gate oxide film, (c) forming a mask covering one of regions of the semiconductor substrate adjacent to the gate electrode, (d) ion-implanting the semiconductor substrate with impurities having a first electrical conductivity as the semiconductor substrate is being rotated around the gate electrode, at an angle relative to the semiconductor substrate to form a channel region in an uncovered region, (e) ion-implanting the semiconductor substrate with impurities having a second electrical conductivity around the gate electrode in self-aligned manner to thereby form source and drain regions. It is preferable that ion-implantation in the step (d) is carried out in the desired number of times. The above mentioned method makes it possible to form a channel region having a steep impurities-concentration profile just below the gate electrode, ensuring that performances of MOS transistor are improved, and that other MOS transistors can be formed on the same semiconductor substrate.
REFERENCES:
patent: 5308780 (1994-05-01), Chou et al.
patent: 5366915 (1994-11-01), Kodama
patent: 5371394 (1994-12-01), Ma et al.
patent: 5372957 (1994-12-01), Liang et al.
patent: 5409848 (1995-04-01), Han et al.
patent: 5426063 (1995-06-01), Kaneko et al.
patent: 5439835 (1995-08-01), Gonzalez
patent: 5451807 (1995-09-01), Fujita
patent: 5459085 (1995-10-01), Pasen et al.
patent: 5578509 (1996-11-01), Fujita
patent: 5759901 (1995-04-01), Loh et al.
Device Basic Technology, 8-4-2.
Hack Jonathan
NEC Corporation
Niebling John F.
LandOfFree
Method of fabricating lateral MOS transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating lateral MOS transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating lateral MOS transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2212614