Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-10-19
2000-07-04
Fourson, George
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438386, H01L 218242
Patent
active
06083787&
ABSTRACT:
A method of fabricating deep trench capacitors of high density Dynamic Random Access Memory (DRAM) cells is disclosed: first, deep trenches are formed on a silicon substrate by using oxide and nitride as etching masks, then, an ONO capacitor dielectric layer is deposited inside the trench, a first polysilicon layer as storage node is then deposited to fill the bottom of the trench, thereafter, dielectric collars are formed on the sidewalls of the trench, next, a sacrificial stud is formed inside the trench, the dielectric collars are then recessed to expose the contact area for the trench capacitor and access transistor, next, the sacrificial stud is removed by wet etching, followed by a second polysilicon deposition overlaying the first polysilicon, finally, the second polysilicon layer is etchback to a height slightly lower than the substrate surface to complete the trench capacitor formation.
REFERENCES:
patent: 5780332 (1998-07-01), Ozaki
Abbott Elizabeth
Fourson George
Liauh W. Wayne
Mosel Vitelic Inc.
ProMos Technology Inc.
LandOfFree
Method of fabricating deep trench capacitors for dram cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating deep trench capacitors for dram cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating deep trench capacitors for dram cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1485579