Method of fabricating CMOS transistor and CMOS transistor...

Details Method of fabricating CMOS transistor and CMOS transistor... Method of fabricating CMOS transistor and CMOS transistor...

2008-02-12

2009-11-17

Andújar, Leonardo (Department: 2826)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257SE27064

Reexamination Certificate

active

07619285

ABSTRACT:
A CMOS transistor includes first and second conductivity type MOS transistors. The first conductivity type MOS transistor includes elevated source and drain regions which abut a channel region in a semiconductor substrate and which are formed by elevated epitaxial layers, each including a first epitaxial layer formed in a first recessed of the semiconductor substrate and a second epitaxial layer formed on the first epitaxial layer and extending to a level that is above an upper surface of the semiconductor substrate. The second conductivity type MOS transistor includes recessed source and drain regions which abut a channel region of the semiconductor substrate and which are formed by recessed epitaxial layers, each including a first epitaxial layer formed in a second recess of the semiconductor substrate and a second epitaxial layer formed in the second recess on the first epitaxial layer.

REFERENCES:
patent: 5834810 (1998-11-01), Schunke et al.
patent: 6605498 (2003-08-01), Murthy et al.
patent: 6987061 (2006-01-01), Mehrotra
patent: 7045407 (2006-05-01), Keating et al.
patent: 7078285 (2006-07-01), Suenaga
patent: 7118952 (2006-10-01), Chen et al.
patent: 7151034 (2006-12-01), Lee et al.
patent: 7166897 (2007-01-01), Orlowski et al.
patent: 7195985 (2007-03-01), Murthy et al.
patent: 7262472 (2007-08-01), Pidin
patent: 7288448 (2007-10-01), Orlowski et al.
patent: 2002/0109135 (2002-08-01), Murota et al.
patent: 2003/0080361 (2003-05-01), Murthy et al.
patent: 2005/0164450 (2005-07-01), Fang et al.
patent: 2005/0287752 (2005-12-01), Nouri et al.
patent: 2006/0088968 (2006-04-01), Shin et al.
patent: 2006/0166492 (2006-07-01), Orlowski et al.
patent: 2007/0099369 (2007-05-01), Ning
patent: 2002-0066191 (2002-08-01), None
Welser, J., et al. “Strain Dependence of the Performance Enhancement in Strained-Si n-MOSFETs.” IEDM Tech. Dig. 1994, p. 373.
Rim, K., et al. “Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs.” IEDM Tech. Dig. 1995, p. 517.
Chang, G.K., et al. “Selective Etching of SiGe on SiGe/Si Heterostructures.” Journal of the Electrochemical Society, Inc., Jan. 1991, p. 202-204, vol. 138, No. 1.

Affiliated with

Also associated with

Rating

Method of fabricating CMOS transistor and CMOS transistor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating CMOS transistor and CMOS transistor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating CMOS transistor and CMOS transistor... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4094830