Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Multiple layers
Reexamination Certificate
1999-05-05
2002-03-19
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Multiple layers
C438S261000, C438S287000, C438S787000, C438S791000
Reexamination Certificate
active
06358864
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method of fabricating a multilayer structure of dielectric films, such as oxide
itride/oxide or oxide
itride/oxide
itride.
2. Description of the Related Art
In recent years, the sizes of the MOSFETs and capacitors have become continuously smaller so that the packing densities of these ICs have increased considerably. Along with the large shrinkage of ICs' critical dimention, the thickness of dielectric films is also largely reduced. The commen used dielectric film is oxide. Along with the reduce of oxide thickness, the resistivity strength is not large enough for device operation. As a result, some multilayer structures of dielectric films were disclosed to enhance the resistivity strength, such as oxide
itride/oxide or oxide
itride/oxide
itride. The multilayer structure of dielectric films could be applied for manufacturing the dielectric layer between the floating gate and control gate of E
2
PROM and flash memories. It could also be applied for the dielectric layer between the top electrode and bottom electrode of a capacitor.
In accordance with the prior art, the multilayer structures such as ONO or ONON were formed by the method of low-pressure chemical vapor deposition (LPCVD) at different chambers for each film. Referring now to
FIG. 1
, a process flow for ONO structure manufacture is shown. For each oxide or nitride deposition, it is necessary to perform the following steps: (1) temperature elevation, (2) film deposition, and (3) annealing and then cooling. In addition, it is necessary to load and unload the substrate to/from different chambers for each film. According to
FIG. 1
, the steps for film deposition are only Step
2
,
5
, and
8
, and it takes only 0.5 to 1 hour. However, the whole procedure spends 3 to 4 hours for ONO manufacture, because it is very time wasting to heat and cool the chambers such as Step
1
,
3
,
4
,
6
,
7
, and
9
. Therefore, if a process flow could eliminate some steps for heating and cooling, the throughput could thus be largely enhanced. In addition, it is not necessary to load and unload the substrate for each layer, during the processes of forming the multilayer structure of dielectric films. Therefore, metal and organic contamination would not occur during the process. Moreover, the wafer crack due to heating and cooling process would not also occur.
As mentioned above, the present invention provides a new method for manufacturing a multilayer structure of dielectric films. The film performance is as well as that in the prior art. Moreover, the time wasting issue in the prior art is overcome.
SUMMARY OF THE INVENTION
According, it is a primary object of the present invention to provide a method of fabricating a multilayer structure of dielectric films with the advantages of high throughput.
It is another object of the present invention to provide a method of fabricating a multilayer structure of dielectric films with the advantages of low cost.
It is also another object of the present invention to provide a method of fabricating a multilayer structure of dielectric films with the advantages of low contamination.
These objects are accomplished by the fabrication process described below. Firstly, a substrate with a source/drain structure is provided. A thermal oxidation is then performed to form a tunneling oxide. Thereafter, a film of polysilicon or amorphous silicon is formed, and then a floating gate is defined by using a series of processes of photolithography and etching. After that, a multilayer structure of dielectric films could be formed during only one heating and cooling step. The process flow shows as follows: 1. loading the substrate into a chamber and then heating the substrate; 2. an oxide layer, a nitride layer, and an oxide layer are formed in sequence by using LPCVD; the reactants of the LPCVD process for oxide are N
2
O and SiH
2
Cl
2
; the reactants of the LPCVD process for nitride are NH
3
and SiH
2
Cl
2
; 3. cooling the chamber and then unloading the substrate. Between each deposition process, N
2
gas is used for purging the chamber. The multilayer structure of dielectric films could be defined by using the conventional method of photolithography and etching. Finally, a control gate is formed on the multilayer structure of dielectric films, and the gate structure of a flash memory is then finished.
REFERENCES:
patent: 4810673 (1989-03-01), Freeman
patent: 5981404 (1999-11-01), Sheng et al.
Chang Yi-Fu
Chang Yi-Shin
Chen Chien-Hung
Kao Ming-Kuan
Bacon & Thomas
Ghyka Alexander G.
Mosel Vitelic Inc.
LandOfFree
Method of fabricating an oxide/nitride multilayer structure... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating an oxide/nitride multilayer structure..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating an oxide/nitride multilayer structure... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2851935