Method of fabricating a semiconductor memory device having bit l

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438396, H01L 218242

Patent

active

061436003

ABSTRACT:
Two n-channel enhancement type switching transistors are fabricated on an active area in such a manner as to share a common drain region, and gate electrodes are encapsulated in insulating wall structures defining a contact hole over the common drain region so as to allow a bit line to be directly held in contact through the contact hole with the common drain region.

REFERENCES:
patent: 5158905 (1992-10-01), Ahn
patent: 5387532 (1995-02-01), Hamamoto et al.
patent: 5396094 (1995-03-01), Matsuo
patent: 5405800 (1995-04-01), Ogawa et al.
patent: 5459341 (1995-10-01), Shono et al.
patent: 5476805 (1995-12-01), Woo et al.
patent: 5486712 (1996-01-01), Arima
patent: 5693553 (1997-12-01), Kashihara et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of fabricating a semiconductor memory device having bit l does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating a semiconductor memory device having bit l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a semiconductor memory device having bit l will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1639944

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.