Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-02-13
2007-02-13
Pham, Thanhha (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S287000, C438S591000, C438S778000
Reexamination Certificate
active
09912558
ABSTRACT:
A method of fabricating a semiconductor device includes depositing a dielectric film and subjecting the dielectric film to a wet oxidation in a rapid thermal process chamber. The technique can be used, for example, in the formation of various elements in an integrated circuit, including gate dielectric films as well as capacitive elements. The tight temperature control provided by the RTP process allows the wet oxidation to be performed quickly so that the oxidizing species does not diffuse significantly through the dielectric film and diffuse into an underlying layer. In the case of capacitive elements, the technique also can help reduce the leakage current of the dielectric film without significantly reducing its capacitance.
REFERENCES:
patent: 5374578 (1994-12-01), Patel et al.
patent: 5486488 (1996-01-01), Kamiyama
patent: 5508221 (1996-04-01), Kamiyama
patent: 5618349 (1997-04-01), Yuuki
patent: 5663088 (1997-09-01), Sandu
patent: 5726083 (1998-03-01), Takaishi
patent: 5891809 (1999-04-01), Chau et al.
patent: 5907780 (1999-05-01), Gilmer et al.
patent: 6063698 (2000-05-01), Tseng et al.
patent: 6066581 (2000-05-01), Chivukula et al.
patent: 6114258 (2000-09-01), Miner et al.
patent: 6136728 (2000-10-01), Wang
patent: 6197668 (2001-03-01), Gardner et al.
patent: 2001/0020725 (2001-09-01), Okuno et al.
patent: 2002/0004248 (2002-01-01), Lee et al.
Luan, et al. “Ultra thin high quality Ta2O5 gate dielectric prepared by in-situ rapid thermal processing” Electron Devices Meeting, held Dec. 6-9, 1998, IEDM '98 Technical Digest, pp. 609-612.
Lu et al. “Leakage current comparison between ultra-thin Ta2O5 films and conventional gate dielectrics” IEEE Electron Device Letters 19(9), Sep. 1998, pp. 341-342.
Alers, et al. “Intermixing at the tantalum oxide/silicon interface in gate dielectric structures” Applied Physics Letters 73(11), Sep. 14, 1998, pp. 1517-1519.
Van Zant, Microchip Fabrication, 4th ed. McGraw-Hill: New York, 2000, pp. 172-173.
Van Zant, Microchip Fabrication, 4th ed. McGraw-Hill: New York, 2000, pp. 163-164.
Van Zant, Microchip Fabrication, A Practical Guide to Semiconductor Processing, 3rd ed. McGraw-Hill: New York, 1997, pp. 157-160.
Van Zant, Microchip Fabrication, 3rd ed. McGraw-Hill: New York, 1997, pp. 149-150.
CRC Handbook of Chemistry and Physics 63rd Edition, CRC Press: Boca Raton FL, pp. D-196 to D-197.
Al-Shareef Husam N.
DeBoer Scott J.
Gealy Dan
Weimer Ronald A.
Dickstein , Shapiro, Morin & Oshinsky, LLP
Micro)n Technology, Inc.
Pham Thanhha
LandOfFree
Method of fabricating a semiconductor device with a wet... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a semiconductor device with a wet..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a semiconductor device with a wet... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3831908