Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-11-06
1999-12-21
Wilczewski, Mary
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438202, 438236, 438453, 438669, H01L 218249
Patent
active
060048409
ABSTRACT:
In a semiconductor device, a first conductive film made of, for example, polysilicon is formed on the element region of the semiconductor substrate. An insulation film is formed on the semiconductor substrate, for covering at least the first conductive film. A second conductive film covers at least the end portion of the insulation film. The first conductive film is used as a gate electrode of the MOS transistor, and the second conductive film is used as a protection film for covering and protecting the end portion of the insulation film and a lead-out electrode of the bipolar transistor. The end portion of the insulation film is covered and protected by the second conductive film obtained by patterning the conductive layer made of, for example, polysilicon. Further, the conductive layer is patterned so that stepped portions formed on the insulation film and the end portion of the insulation film are covered, and using this pattern, anisotropic etching is carried out. Thus, formation of residue on the side-wall of the second conductive film, on the stepped portions formed as covering the first conductive film, can be avoided. In a later step, the pattern of the second conductive film which covers the stepped portion is removed by etching.
REFERENCES:
patent: 3999213 (1976-12-01), Brandt et al.
patent: 4348802 (1982-09-01), Shirato
patent: 4612805 (1986-09-01), Bruce et al.
patent: 4914051 (1990-04-01), Huie et al.
patent: 5091322 (1992-02-01), Maeda et al.
patent: 5119162 (1992-06-01), Todd et al.
patent: 5340751 (1994-08-01), Maeda et al.
Kawamoto Hiroshi
Kimura Koji
Nakashima Yuichi
Kabushiki Kaisha Toshiba
Wilczewski Mary
LandOfFree
Method of fabricating a semiconductor device comprising a MOS po does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a semiconductor device comprising a MOS po, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a semiconductor device comprising a MOS po will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-504394