Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-06-03
1999-11-30
Bowers, Charles L.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438183, 438231, H01L 218238
Patent
active
059941790
ABSTRACT:
In order to suppress a reverse short-channel effect, a plurality of dummy gates, wherein gate electrodes are respectively to be formed, are formed in selective regions on the substrate. Further, the regions wherein first conductive type elements are to be formed are masked. Thereafter, a first conductive type well by ion planting a first conductive type impurity is formed. Further, a second conductive type source and drain region is formed by ion planting a second conductive type impurity. The resist covering the regions, wherein the first conductive type elements are to be formed, are removed. Following this, regions wherein second conductive type elements are to be formed, are masked by a resist. Further, a second conductive type well is formed by ion planting a second conductive type impurity. A first conductive type source and drain region is formed by ion planting a first conductive type impurity. Subsequently, the resist covering the regions wherein the second conductive type elements are to be formed, is removed, after which the source and drain regions are activated. Thereafter, a first layer on the substrate is formed, and the first layer is polished until the surface of each of the dummy gates is exposed. Then, the dummy gates are removed and, regions wherein the first conductive type elements are to be formed are masked. After a first conductive type impurity is implanted, the resist covering the regions wherein the first conductive type elements are to be formed is removed. Further, regions wherein the second conductive type elements are to be formed, are masked. Then, a second conductive type impurity is implanted, after which the resist covering the regions wherein the second conductive type elements are to be formed is removed. Further, a gate oxide layer in each recess is left by removing the dummy gate. Following this, after the substrate is covered with a gate electrode material, the gate electrode material covering the substrate is polished until the first layer is exposed.
REFERENCES:
patent: 4745082 (1988-05-01), Kwok
patent: 4782031 (1988-11-01), Hogio et al.
patent: 4843024 (1989-06-01), Ito
patent: 4859618 (1989-08-01), Shikata et al.
patent: 4956314 (1990-09-01), Tam et al.
patent: 5264382 (1993-11-01), Watanabe
patent: 5391510 (1995-02-01), Hsu et al.
patent: 5576227 (1996-11-01), Hsu
patent: 5856225 (1999-01-01), Lee et al.
patent: 5858843 (1999-01-01), Doyle et al.
Bowers Charles L.
Chen Jack
NEC Corporation
LandOfFree
Method of fabricating a MOSFET featuring an effective suppressio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a MOSFET featuring an effective suppressio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a MOSFET featuring an effective suppressio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1671163