Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-10-13
2000-11-14
Fourson, George
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438594, 438595, H01L 21336
Patent
active
061469467
ABSTRACT:
The invention describes a method of fabricating an integrated circuit used to prevent undercutting of an oxide layer due to wet etching. A semiconductor substrate has a gate formed thereon. A conformal oxide layer is formed to cover the gate. Then, a nitrogen ion implantation process is performed to introduce nitrogen ions into the surface of the conformal oxide layer. A high temperature thermal oxidation is performed in order to form Si--N bonds, that is, the nitrogen ions bonding with the silicon atoms of the conformal oxide layer, or to form Si--ON bonds, that is, the nitrogen ions bonding with the oxygen atoms of the conformal oxide layer. A dielectric layer, which covers the conformal oxide layer, is formed. Thereafter, the dielectric layer is etched back to form spacers on the sidewalls of the gate. A wet etching process is performed to remove a part of the conformal oxide layer exposed by the spacers.
REFERENCES:
patent: 5847427 (1998-12-01), Hagiwara
patent: 6040216 (2000-03-01), Sung
Wang Ling-Sung
Wu Jyh-Ren
Fourson George
Garcia Joannie A.
Huang Jiawei
Patents J. C.
Worldwide Semiconductor Manufacturing Corp.
LandOfFree
Method of fabricating a flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a flash memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2064394