Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-06-13
2006-06-13
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S234000
Reexamination Certificate
active
07060550
ABSTRACT:
A method for fabricating a bipolar junction transistor on a wafer is disclosed. The wafer has a N-type doped area and a plurality of isolated structures. A protection layer is formed on the wafer and portions of the protection layer are then removed to expose portions of the doped area. A P-type epitaxy layer is formed on the protection layer and the first doped area and then portions of the epitaxy layer and the protection layer are removed. An insulation layer is formed and at least a collector opening and emitter opening are formed within the insulation layer. Following that, a polysilicon layer is formed to fill the collector opening and the emitter opening. A spacer is formed beside the polysilicon layer and the epitaxy layer followed by performing a self-aligned silicidation process to form a salicide layer on the polysilicon layer and portions of the epitaxy layer.
REFERENCES:
patent: 5061646 (1991-10-01), Sivan et al.
Hoang Quoc
Hsu Winston
United Microelectronics Corp.
LandOfFree
Method of fabricating a bipolar junction transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a bipolar junction transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a bipolar junction transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3704041