Semiconductor device manufacturing: process – Having magnetic or ferroelectric component
Reexamination Certificate
2005-09-13
2005-09-13
Chaudhuri, Olik (Department: 2824)
Semiconductor device manufacturing: process
Having magnetic or ferroelectric component
C438S733000, C438S734000, C438S695000
Reexamination Certificate
active
06943039
ABSTRACT:
Method of etching a ferroelectric layer includes etching an upper electrode and partially through a ferroelectric layer. A dielectric material is subsequently deposited upon the upper electrode and the partially etched ferroelectric layer. A second etch step completely etches through the remaining portion of the ferroelectric layer and also etches lower electrodes. A random access memory apparatus is constructed that includes a first conductive layer, a dielectric layer disposed upon the first conductive layer, a second conductive layer disposed upon the dielectric layer, where such layers form a stack having a sidewall. Further, the sidewall has a protective dielectric film disposed thereon and extending from the second layer down to the dielectric layer.
REFERENCES:
patent: 4207105 (1980-06-01), Sato
patent: 4985113 (1991-01-01), Fujimoto et al.
patent: 5258093 (1993-11-01), Maniar
patent: 5401680 (1995-03-01), Abt et al.
patent: 5452178 (1995-09-01), Emesh et al.
patent: 5468684 (1995-11-01), Yoshimori et al.
patent: 5658820 (1997-08-01), Chung
patent: 5789323 (1998-08-01), Taylor
patent: 5976928 (1999-11-01), Kirlin et al.
patent: 5976986 (1999-11-01), Naeem et al.
patent: 5998250 (1999-12-01), Andricacos et al.
patent: 6171898 (2001-01-01), Crenshaw et al.
patent: 6180446 (2001-01-01), Crenshaw et al.
patent: 6184074 (2001-02-01), Crenshaw et al.
patent: 6194281 (2001-02-01), Kang et al.
patent: 6265318 (2001-07-01), Hwang et al.
patent: 6306666 (2001-10-01), Cho
patent: 6323127 (2001-11-01), Andricacos et al.
patent: 6323132 (2001-11-01), Hwang et al.
patent: 6387762 (2002-05-01), Takasu et al.
patent: 6436838 (2002-08-01), Ying et al.
patent: 6444542 (2002-09-01), Moise et al.
patent: 6492222 (2002-12-01), Xing
patent: 6635498 (2003-10-01), Summerfelt et al.
patent: 6686237 (2004-02-01), Wofford et al.
patent: 6716766 (2004-04-01), Ko
patent: 6746877 (2004-06-01), Hornik et al.
patent: 6852636 (2005-02-01), O'Donnell
patent: 2001/0050267 (2001-12-01), Hwang et al.
patent: 2001/0051381 (2001-12-01), Yang et al.
patent: 2002/0117471 (2002-08-01), Hwang et al.
patent: 2002/0139774 (2002-10-01), Hwang et al.
patent: 2002/0155675 (2002-10-01), Hartner et al.
patent: 2003/0068897 (2003-04-01), Yates
patent: 2003/0119211 (2003-06-01), Summerfelt et al.
patent: 2003/0143853 (2003-07-01), Celli et al.
patent: 2003/0180968 (2003-09-01), Nallan et al.
patent: 2003/0215960 (2003-11-01), Mitsuhashi
patent: 2004/0038546 (2004-02-01), Ko
patent: 2004/0063223 (2004-04-01), Costrini et al.
patent: 01/89991 (2001-11-01), None
Kumar Ajay
Nallan Padmapani C.
Ying Chentsau
Applied Materials Inc.
Bach Joseph
Chaudhuri Olik
Luhrs Michael K.
Moser Patterson Sheridan LLC
LandOfFree
Method of etching ferroelectric layers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of etching ferroelectric layers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of etching ferroelectric layers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3397176