Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2011-02-01
2011-02-01
Tran, Anh Q (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S082000, C326S088000, C345S099000, C345S100000
Reexamination Certificate
active
07880503
ABSTRACT:
A method of driving gate lines is used to activate the gate lines by outputting output signals of stages to the gate lines. A first node is boosted up based upon a carry signal or the vertical start signal from a previous stage. A gate signal that is pulled up is outputted through an output terminal of a present stage based upon a first clock signal which is boosted up. An off-voltage is outputted through the output terminal of the present stage in response to an output signal from a next stage or the vertical start signal. The first node is discharged in response to the output signal from the next stage or a carry signal from a last stage. A positive ripple voltage at the first node is removed by providing a negative ripple voltage to the first node.
REFERENCES:
patent: 2007/0171115 (2007-07-01), Kim et al.
patent: 2008/0048712 (2008-02-01), Ahn et al.
Jeon Sang-Jin
Kim Yoon-Jang
Koo Bon-Yong
Kwon Yeong-Keun
Yim Bae-Heuk
F. Chau & Associates LLC
Samsung Electronics Co,. Ltd.
Tran Anh Q
LandOfFree
Method of driving gate lines, gate line drive circuit for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of driving gate lines, gate line drive circuit for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of driving gate lines, gate line drive circuit for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2620191