Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-05-11
2001-08-28
Nguyen, Tuan H. (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
Reexamination Certificate
active
06281059
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a ESD protection device design for semiconductor devices and, more particularly, to form ESD protective device by using an ion implant without additional photo mask.
2. Description of the Prior Art
With the popularity of the device features scaling down in the integrate circuit manufacturing, some of the problems such as hot carrier effect, punchthrough effect become stringent challenges. In addition, there are electrostatic discharge issues will be suffered. Since the gate oxide thickness of the MOS devices is decreased with the advance of the IC's technique. The thinner the gate oxide formed, the greater susceptibility for these devices come to damage from the excessive voltages such as caused by an electrostatic discharge (ESD) event. During an ESD event, charges are transferred from one or more pins of the integrated circuits into devices in a very short duration, typically less than one microsecond. The transfer charges generates voltages that are large enough to break down insulating films, e.g., gate oxides on MOSFET devices, or that can dissipate sufficient energy to cause thermal failures in the devices. Consequently, in order to overcome aforementioned problems, it is important to form ESD protective devices during manufacturing the functional devices.
Take the dynamic random access memories (DRAM) or static random access memories (SRAM) as an example, to improve the fabricated technology so as to increase the integrity per unit chip area and promote the competitive ability are a common target of the industries. Thus the tightly layout between the shallow trench isolation and the active region has become. For instance,
FIG. 1
shows a MOSFET from the bottom to the up having a stack gate structure of gate oxide
10
A, a polysilicon layer
10
B, a tungsten silicide
10
C and silicon nitride cap layer
10
D, and a silicon nitride spacer
10
E formed on the substrate
5
. A silicon nitride liner layer
15
and an interlevel dielectric layer
30
are then atop the stack gate and all remaining areas. The silicon nitride liner layer
15
is to prevent the oxide layer in the shallow trench isolation
18
from the overetch during the source/drain
10
F contact formation process. Since the active region (the source/drain region
10
F) having the width is almost the same as the contact size so as to fully utilize the planar area and minimize the contact resistance. As a result, to avoid the overlay error during lithographic process, the silicon nitride liner
15
acts as an etching stop layer and the silicon nitride spacer
10
E as the barrier of short between gate and the source/drain during contact formation. Because the cap layer
10
D of about 1000 A compared to 300-400 A in thickness of the silicon nitride liner layer
15
, another photoresist pattern define the gate contact is generally necessary. The results are shown in FIG.
1
B.
As forgoing processes, as depicted before, a number of ESD protective transistors will be formed at the periphery of each die. The ESD protective transistors may form during DRAM or SRAM transistor device fabricate simultaneously or using extra processes to form in accordance with the process difference. However, the process difference, the extra lithographic process is generally demanded.
Thus, an object of the present invention is intended to provide a method to form the ESD protective transistor without additional lithographic process so as to reduce the cycle time and the cost.
SUMMARY OF THE INVENTION
An object of the present invention is to form ESD protective transistor by ion implant without additional photo mask.
The present invention discloses a method of forming ESD protective transistor, which is performed by ion implant into the drain contact hole of the ESD protective transistor, wherein the contact hole are fabricated simultaneously with the gate contact holes of the functional transistor and of the ESD protective transistor. Both of the transistors have a respective metal silicide layer cap the polysilicon layer to prevent depleted region formed in the poly-gate for ion implant using p type ions. The p type ions are to increase the ESD instant current tolerance. Alternatively, the ion implant is using n type ions to increase the punchthrough ability of the ESD protective transistor. In the latter case, the metal silicide layer in the gate regions of both transistors is optional.
REFERENCES:
patent: 5262344 (1993-11-01), Mistry
Duvvury, C. McPhee, R.A. et al. “ESD Protection reliamility in 1 uM CMOS technologies” Annu. Proc., Reliab. Phys. [Symp.] (1986), 25th, 199-205. CODEN: ARLPBI; ISSN 0099-9512. CS Semiconduc. Adv. Dec., Texas Instrum. Inc. Houston, TX 77001, USA.
Cheng Hsin-Li
Yang Chang-Da
Nguyen Tuan H.
Thompson Craig
Worldwide Semiconductor Manufacturing Corp.
LandOfFree
Method of doing ESD protective device ion implant without... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of doing ESD protective device ion implant without..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of doing ESD protective device ion implant without... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2519177