Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-02-14
2009-06-02
Picardat, Kevin M (Department: 2822)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S650000, C257S768000, C257S769000
Reexamination Certificate
active
07541284
ABSTRACT:
A ruthenium film deposition method is disclosed. In one embodiment of the method, a first ruthenium film is deposited by using a PEALD process until a substrate is substantially entirely covered with the first ruthenium film. Then, a second ruthenium film is deposited on the first ruthenium film by using a thermal ALD process having a higher deposition speed than that of the PEALD process. In the method, a ruthenium metal film having a high density is formed in a short time by combining a PEALD process of depositing a ruthenium film at a low deposition speed and a deposition process of depositing a ruthenium film at a higher deposition speed. Accordingly, it is possible to form a ruthenium film having high density, a smooth surface, good adhesiveness, and a short incubation period. Therefore, according to the embodiment, in comparison to cases of using only a PEALD process or an ALD process that has a long incubation period, it is possible to obtain a ruthenium film having a large thickness and a high density in the same time interval. As a result, the ruthenium film formed by the ruthenium film deposition method according to the embodiment is more suitable for electrode structures of semiconductor devices than the ruthenium films formed by using conventional methods.
REFERENCES:
patent: 4058430 (1977-11-01), Suntola et al.
patent: 4477296 (1984-10-01), Nair
patent: 4670110 (1987-06-01), Withers et al.
patent: 4965656 (1990-10-01), Koubuchi et al.
patent: 5382333 (1995-01-01), Ando et al.
patent: 5391517 (1995-02-01), Gelatos et al.
patent: 5637533 (1997-06-01), Choi
patent: 5711811 (1998-01-01), Suntola et al.
patent: 5731634 (1998-03-01), Matsuo et al.
patent: 5865365 (1999-02-01), Nishikawa et al.
patent: 5916365 (1999-06-01), Sherman
patent: 5923056 (1999-07-01), Lee et al.
patent: 5939334 (1999-08-01), Nguyen et al.
patent: 6006763 (1999-12-01), Mori et al.
patent: 6033584 (2000-03-01), Ngo et al.
patent: 6066892 (2000-05-01), Ding et al.
patent: 6124189 (2000-09-01), Watanabe et al.
patent: 6130123 (2000-10-01), Liang et al.
patent: 6144060 (2000-11-01), Park et al.
patent: 6203613 (2001-03-01), Gates et al.
patent: 6294467 (2001-09-01), Yokoyama et al.
patent: 6297539 (2001-10-01), Ma et al.
patent: 6303500 (2001-10-01), Jiang et al.
patent: 6305314 (2001-10-01), Sneh et al.
patent: 6320213 (2001-11-01), Kirlin et al.
patent: 6323131 (2001-11-01), Obeng et al.
patent: 6342277 (2002-01-01), Sherman
patent: 6346151 (2002-02-01), Jiang et al.
patent: 6359159 (2002-03-01), Welch et al.
patent: 6433432 (2002-08-01), Shimizu
patent: 6444568 (2002-09-01), Sundararajan et al.
patent: 6482740 (2002-11-01), Soininen et al.
patent: 6511539 (2003-01-01), Raaijmakers
patent: 6576053 (2003-06-01), Kim et al.
patent: 6593656 (2003-07-01), Ahn et al.
patent: 6680540 (2004-01-01), Nakano et al.
patent: 6720262 (2004-04-01), Koh et al.
patent: 6849122 (2005-02-01), Fair
patent: 6936535 (2005-08-01), Kim et al.
patent: 7011981 (2006-03-01), Kim et al.
patent: 7273814 (2007-09-01), Matsuda
patent: 7438949 (2008-10-01), Weidman
patent: 2001/0003064 (2001-06-01), Ohto
patent: 2001/0013617 (2001-08-01), Toyoda et al.
patent: 2001/0018266 (2001-08-01), Jiang et al.
patent: 2001/0030366 (2001-10-01), Nakano et al.
patent: 2001/0052318 (2001-12-01), Jiang et al.
patent: 2002/0013487 (2002-01-01), Norman et al.
patent: 2002/0027286 (2002-03-01), Sundararajan et al.
patent: 2004/0152255 (2004-08-01), Seidl et al.
patent: 2004/0224475 (2004-11-01), Lee et al.
patent: 2005/0124154 (2005-06-01), Park et al.
patent: 2005/0208754 (2005-09-01), Kostamo et al.
patent: 2006/0013955 (2006-01-01), Senzaki
patent: 2006/0093848 (2006-05-01), Senkevich et al.
patent: 2006/0177601 (2006-08-01), Park et al.
patent: 2006/0263977 (2006-11-01), Kim et al.
patent: 41 08 73 (1925-03-01), None
patent: 0 469 470 (1992-02-01), None
patent: 0 880 168 (1998-11-01), None
patent: 2 340 508 (2000-02-01), None
patent: WO 93/10652 (1993-05-01), None
patent: WO 00/03420 (2000-01-01), None
patent: WO 2004/035858 (2004-04-01), None
Baliga, J., Associate Editor, “New designs and materials tackle 1 Gb memory challenge,”Semiconductor International, www.semiconductor.net, Nov. 2000.
Basceri, C. Ph.D. thesis, “Electrical and Dielectric Properties of (BA,SR) TiO3Thin Film Capacitors for Ultra-High Density Dynamic Random Access Memories,” 1997, pp. 13-31, Raleigh, N.C. State University.
Bursky, D., “Hit Up IEDM For Gigabit And Denser DRAMs And Merged Logic/Memory,”Electronic Design, World Wide Web address: planetee.com, Dec. 1, 1998.
Campbell, S.A. et al., “Titanium dioxide (TiO2)-based gate insulators,”IBM J. Res. Develop., May 1999, vol. 43, No. 3, pp. 383-392.
Fukuzumi, Y. et al., “Liner-Supported Cylinder (LSC) Technology to Realize Ru/Ta2O5/Ru Capacitor for Future DRAMs,”IEEE, 2000, IED 2000, Session 34.
Hones, P. et al., “MOCVD of ThinRuthenium Oxide Films: Properties and Growth Kinetics,”Chem. Vap. Deposition, 2000, vol. 6, No. 4, pp. 193-198.
Inoue, N. et al., “Low thermal-budget fabrication of sputtered-PZT capacitor on multilevel interconnects for embedded FeRAM,”IEEE, IED 2000, 2000, Session 34.
Jung, D. et al., “A Novel Ir/IrO2/Pt-PZT-Pt/IrO2/Ir Capacitor for a Highly Reliable Mega-Scale FRAM,”IEEE, IED 2000, 2000, Session 34.
Kawamoto, Y. et al., “The Outlook for Semiconductor Processes and Manufacturing Technologies in the 0.1-μm Age,”Hitachi Review, 1999, vol. 48, No. 6, pp. 334-339.
Onda, N. et al., “Hydrogen Plasma Cleaning a Novel Process for IC-Packaging,” p. 311, World Wide Web Address: Semiconductor Fabtech.com, 1998.
Solanki, R. et al., “Atomic Layer Deposition of Copper Seed Layers,”Electrochemical and Solid-State Letters, 2000, vol. 3, No. 10, pp. 479-480.
Sundani et al., “Oral presentation of dual damascene process,” slides, 1998.
Utriainen, M. et al., “Studies of NiO thin film formation by atomic layer epitaxy,”Materials Science&Engineering, 1998, vol. B54, pp. 98-103.
Utriainen, M. et al., “Studies of metallic thin film growth in an atomic layer epitaxy reactor using M(acac)2(M = Ni, Cul Pt) precursors,”Applied Surface Science, 2000, vol. 157, pp. 151-158.
Won, Seok-Jun et al., “Conformal CVD-Ruthenium Process for MIM Capacitor in Giga-bit DRAMs,”IEEE, IED 2000, 2000, Session 34.
Xu, P. et al., “A Breakthrough in Low-k Barrier/Etch Stop Films for Copper Damascene Applications,”Semiconductor Fabtech, 2000, 11thEdition, p. 239.
Yagishita et al., “Cleaning of Copper Surface Using Vapor-Phase Organic Acids,”MRS Proceedings, vol. 766, MRS Spring 2003 Meeting, Apr. 21-25, 2003, Symposium E, Session E3, Paper E3.28.
Yoon, Dong-Soo et al., “Tantalum-ruthenium dioxide as a diffusion barrier between Pt bottom electrode and TiSi2ohmic contact layer for high density capacitors,”Journal of Applied Physics, 1999, vol. 86, No. 5, pp. 2544-2549.
Yoon, Dong-Soo et al., “Investigation of RuO2-Incorporated Pt Layer as a Bottom Electrode and Diffusion Barrier for High Epsilon Capacitor Applications,”Electrochemical and Solid-State Letters, 2000, vol. 3, No. 8, pp. 373-376.
Yoon, Y.-G. et al., 197thMeeting Program Information II, The Electrochemical Society, 197thMeeting—Toronto, Ontario, Canada, May 14-18, 2000, Program Information, I1—Rapid Thermal and Other Short-Time Processing Technologies I, Electronics Division/Dielectric Science and Technology Division/High Temperature Materials Division, 2000, Wednesday, May 17, 2000, New Applications of RTP, Co-Chairs: A. Fiory and D.-L Kwong, time 11:10 Abs#550, Title: Development of RTA Process for the Crystallization of a-Si Thin Film—Y.-G. Yoong, T.-K. Kim, K.-B. Kim J.-Y. Chio, B.-I Lee, and S.-K. Joo (Seoul National Univ.).
Integrated Circuit Engineering Corporation, Practical Integrated Circuit Fabrication Seminar (1998).
NEC Device Technology International, No. 48, pp. 4-8 (1998).
SOI T
ASM Genitech Korea Ltd.
Knobbe Martens Olson & Bear LLP
Picardat Kevin M
LandOfFree
Method of depositing Ru films having high density does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of depositing Ru films having high density, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of depositing Ru films having high density will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4117937