Method of data flow control for a high speed memory

Details Method of data flow control for a high speed memory Method of data flow control for a high speed memory

2007-02-27

2007-02-27

Lam, David (Department: 2827)

Static information storage and retrieval

Read/write circuit

Precharge

C365S189011, C365S229000

Reexamination Certificate

active

10899243

ABSTRACT:
A new method of increasing access cycle time in a memory device is achieved. The memory device has three operating states of standby, read, and write. The data lines in the memory device may be pre-charged. The method comprises, first, during the standby state, the data lines are pre-charge. Second, during the write state, the data lines are not pre-charged. Third, during the read state, the data lines are not pre-charged. During a transition from the write state to the read state, the data lines are pre-charged.

REFERENCES:
patent: 4899317 (1990-02-01), Hoekstra et al.
patent: 5917748 (1999-06-01), Chi et al.
patent: 6154418 (2000-11-01), Li
patent: 6215710 (2001-04-01), Han et al.
patent: 6229757 (2001-05-01), Nagata et al.
patent: 6735140 (2004-05-01), Fiscus et al.
patent: 6741497 (2004-05-01), Roohparvar et al.
patent: 6760251 (2004-07-01), Hidaka
patent: 6813193 (2004-11-01), Vogelsang

Affiliated with

Also associated with

Rating

Method of data flow control for a high speed memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of data flow control for a high speed memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of data flow control for a high speed memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3879533