Method of controlling memory and memory system thereof

Details Method of controlling memory and memory system thereof Method of controlling memory and memory system thereof

2006-07-26

2010-11-30

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

C365S189070, C365S230080, C365S189040

Reexamination Certificate

active

07843742

ABSTRACT:
The present invention relates to a memory system including a memory cell array and being connected to an address input, a command input, and a data input/output, said memory system including latching circuits (RALTH and WALTH) for latching a read address and a write address being inputted from the address input, an address selection circuit (ACOMSEL) for selecting, as an access address, any one of the read address and the write address being latched in the latching circuits, a read latching circuit (PFLTH) for latching a read data being read from the memory cell array, a write latching circuit (DINLTH) for latching a write data being inputted from the data input/output and a control circuit (ACTL) for controlling the access address being selected by said address selection circuit in response to a command being inputted from said command input, said control circuit for controlling, if the memory cell corresponding to said selected access address is activated and further said selected access address is a write address, a timing of writing the write data being latched by said write latching circuit into the activated memory cell.

REFERENCES:
patent: 5515325 (1996-05-01), Wada
patent: 5912847 (1999-06-01), Tamaki
patent: 6085300 (2000-07-01), Sunaga et al.
patent: 6144616 (2000-11-01), Suzuki et al.
patent: 6252794 (2001-06-01), Sunaga et al.
patent: 6359813 (2002-03-01), Uchida et al.
patent: 6427197 (2002-07-01), Sato et al.
patent: 2001/0036116 (2001-11-01), Kubo et al.
patent: 2002/0018394 (2002-02-01), Takahashi
patent: 2002/0078294 (2002-06-01), Tsuchida et al.
patent: 2002/0141266 (2002-10-01), Sunaga et al.
patent: 2003/0147298 (2003-08-01), Ooishi et al.
patent: 2004/0174727 (2004-09-01), Park
patent: 2004/0206981 (2004-10-01), Gross et al.
patent: 7182870 (1995-07-01), None
patent: 10111828 (1998-04-01), None
patent: 11045567 (1999-02-01), None
patent: 2000137983 (2000-05-01), None
patent: 2000163969 (2000-06-01), None
patent: 2000260178 (2000-09-01), None
patent: 2000306379 (2000-11-01), None
patent: 2002056676 (2002-02-01), None
patent: 2002358783 (2002-12-01), None

Affiliated with

Also associated with

Rating

Method of controlling memory and memory system thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of controlling memory and memory system thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of controlling memory and memory system thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4251490