Method of controlling data transfer within a semiconductor...

Details Method of controlling data transfer within a semiconductor... Method of controlling data transfer within a semiconductor...

2007-10-30

2007-10-30

Cao, Chun (Department: 2115)

Electrical computers and digital processing systems: support

Synchronization of clock or timing signals, data, or pulses

C713S401000, C713S500000

Reexamination Certificate

active

10792793

ABSTRACT:
A semiconductor integrated circuit device comprises an internal bus, a plurality of internal modules connected to the internal bus and including a main module performing a predetermined function, and a clock generating unit generating a reference clock and a clock sync signal which indicates positions of valid clock edges in the reference clock, the clock generating unit supplying the reference clock and the clock sync signal to the internal modules. At least one of the internal modules is provided with a sync control module which generates an internal clock based on the reference clock and the clock sync signal.

REFERENCES:
patent: 5625807 (1997-04-01), Lee et al.
patent: 5634131 (1997-05-01), Matter et al.
patent: 6081143 (2000-06-01), Ho et al.
patent: 6342795 (2002-01-01), Ohta
patent: 6874098 (2005-03-01), Tamemoto et al.
patent: 2002/0024366 (2002-02-01), Ooishi et al.
patent: 2002/0067915 (2002-06-01), Shida et al.
patent: 2002/0159326 (2002-10-01), Shikata et al.
patent: 2003/0037274 (2003-02-01), Shikata et al.
patent: 2003/0062949 (2003-04-01), Suzuki
patent: 2003/0090302 (2003-05-01), Hanamori
patent: 2004/0044915 (2004-03-01), Bose et al.
patent: 2004/0158760 (2004-08-01), Farmer et al.
patent: 2004/0225781 (2004-11-01), Kotlowski et al.
patent: 6-202754 (1994-07-01), None
patent: 8-194663 (1996-07-01), None
patent: 10-161766 (1998-06-01), None
patent: 2000-035886 (2000-02-01), None
patent: 2000-99189 (2000-04-01), None
patent: 2000-347761 (2000-12-01), None
patent: 2003-058271 (2003-02-01), None
Japanese Patent Office Action, mailed Jul. 10, 2007 and issued in priority Japanese Patent Application No. 2003-204617.

Affiliated with

Also associated with

Rating

Method of controlling data transfer within a semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of controlling data transfer within a semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of controlling data transfer within a semiconductor... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3881704