Method of communicating data via a bus and bus system for...

Details Method of communicating data via a bus and bus system for... Method of communicating data via a bus and bus system for...

2005-09-13

2005-09-13

Cottingham, John R. (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

C713S600000

Reexamination Certificate

active

06944781

ABSTRACT:
In a method of communicating data via a bus between several modules connected to the bus in accordance with the source synchronous clock principle the data is applied from the modules to a data bus as controlled by the system clock signal A source clock signal generated by each of the modules is communicated spaced in time from the data on a source clock line. The time spacing between the data applied by a module to the data bus and the source clock signal generated by this module and applied to the source clock line can be varied as a function of characteristic parameters of the modules connected to the bus with the aid of an adjustable delay member.

REFERENCES:
patent: 6658581 (2003-12-01), Takahashi et al.
patent: 2004/0136286 (2004-07-01), Nishimura et al.

Affiliated with

Also associated with

Rating

Method of communicating data via a bus and bus system for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of communicating data via a bus and bus system for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of communicating data via a bus and bus system for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3377322