Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2006-01-17
2006-01-17
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Branching
Reexamination Certificate
active
06988190
ABSTRACT:
A branch prediction method using an address trace is described. An address trace corresponding to an executed instruction is stored itself with a decoded form. After appointing a start address and an end address of a repeated routine, current routine iteration count and total number of iterations are compared with each other, confirming the end of the routine and storing address information of the next routine. Therefore, access information of the repeated routine can be stored using a small amount of trace cache.
REFERENCES:
patent: 5381533 (1995-01-01), Peleg et al.
patent: 5579493 (1996-11-01), Kiuchi et al.
patent: 6145076 (2000-11-01), Gabzdyl et al.
patent: 6304962 (2001-10-01), Nair
patent: 6347383 (2002-02-01), Elnozahy
patent: 6598155 (2003-07-01), Ganapathy et al.
Jame E. Smith and Sriram Vajapeyam, “Trace Processors: Moving to Fourth-Generation Microarchitecture,” Sep. 1997 IEEE, pp. 68-74.
John D. Johnson, “Expansion Caches for Superscalar Processors,” Jun. 1994 Technical Report No. CSL-TR-94-630.
Eric Rotenberg, Steve Bennett, and Kames E. Smith, “Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching,” 1996 IEEE, pp. 24-34.
Sanjay Jeram Patel, Marius Evers and Yale N. Patt, “Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing,” 1998 IEEE, pp. 262-271.
Sanjay Jeram Patel Daniel Holmes Friendly, and Yale N. Patt, “Evaluation of Design Options for the Trace Cache Fetch Mechanism,” 1999 IEEE, pp. 193-204.
Eric Rotenberg, Steve Bennett and James E. Smith, “A Trach Cache Microarchitecture and Evaluation,” IEEE 1999, pp. 111-120.
Chan Eddie
Huisman David J.
Mills and Onello, LLP
Samsung Electronics Co,. Ltd.
LandOfFree
Method of an address trace cache storing loop control... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of an address trace cache storing loop control..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of an address trace cache storing loop control... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3603566