Static information storage and retrieval – Read/write circuit – Precharge
Reexamination Certificate
2002-12-10
2004-08-31
Nguyen, Tan T. (Department: 2818)
Static information storage and retrieval
Read/write circuit
Precharge
C365S230060, C365S185250
Reexamination Certificate
active
06785177
ABSTRACT:
FIELD OF THE DISCLOSURE
The present invention relates generally to memory devices, and more particularly to accessing memory devices.
BACKGROUND
It is well known that memory devices operate by selecting a particular memory cell to determine a charge state stored on the memory cell. The charge state stored on the memory cell is detected by a sense amplifier that translates the stored charge into a data value.
Existing memory devices typically use static circuitry to select specific bit lines to be charged, thereby permitting memory cell charge state detection during a sensing portion of the memory access.
With flash memory devices, typically several transistors are used to precharge a selected bitline to enable sensing the state of a selected memory cell. At least one of those transistors has the function of limiting the bitline voltage level to a predetermined level which allows sensing the bit cell's state reliably. The transistor used to enable the precharge of a bit line is typically a high gain device which is costly in terms of silicon real estate. In addition, the transistor that enables precharge of the bit line can serve to isolate the low voltage sensing circuitry from the high voltages that can be applied to the bitline during program or erase operations. Because of the high voltage isolation characteristics, the transistor is generally required to be a thick oxide device, which causes it to be especially large. Because memory density is governed by an ability to maintain small device sizes, the use of a high voltage, high gain device to support the column select results in a reduced array efficiency in terms of bit cell area relative to overall device size.
Therefore, it will be appreciated that alternate memory devices reducing the size and complexity of devices needed to perform the precharge and decode functions would be useful.
REFERENCES:
patent: 4916336 (1990-04-01), Houston
patent: 5729493 (1998-03-01), Morton
patent: 5768206 (1998-06-01), McClure
patent: 5848024 (1998-12-01), Cho
patent: 6021072 (2000-02-01), Takeda et al.
patent: 6049491 (2000-04-01), La Rosa
patent: 6185140 (2001-02-01), Agrawal
An Analysis of the i2164, Sep., 1981.
Choy Jon S.
Morton Bruce L.
Freescale Semiconductor Inc.
Nguyen Tan T.
Toler & Larson & Abel L.L.P.
LandOfFree
Method of accessing memory and device thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of accessing memory and device thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of accessing memory and device thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3286927