Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses – Using delay
Reexamination Certificate
2008-04-22
2008-04-22
Cribbs, Malcolm (Department: 2115)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
Using delay
C713S400000, C713S500000
Reexamination Certificate
active
07363526
ABSTRACT:
A method for transferring data across different clock domains is provided. The method initiates with detecting a transition of a first clock cycle. The method includes propagating a value associated with the transition of the first clock cycle according to a second clock cycle. The propagation of the value causes a delay of a signal configured to trigger transfer of the data to a logic region operating at the second clock cycle. An interfacing circuit and a programmable logic device are also provided.
REFERENCES:
patent: 6247137 (2001-06-01), Wickeraad
patent: 6353906 (2002-03-01), Smith et al.
patent: 6552410 (2003-04-01), Eaton et al.
patent: 6711696 (2004-03-01), Bates et al.
patent: 6799280 (2004-09-01), Edenfield et al.
patent: 6956776 (2005-10-01), Lowe et al.
patent: 7109756 (2006-09-01), Zhang
patent: 2001/0002179 (2001-05-01), Tomita et al.
patent: 2004/0243869 (2004-12-01), Sharma et al.
patent: 2005/0138458 (2005-06-01), Smith et al.
Ang Boon Jin
Chong Thow Pang
Altera Corporation
Cribbs Malcolm
Martine & Penilla & Gencarella LLP
LandOfFree
Method for transferring data across different clock domains... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for transferring data across different clock domains..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for transferring data across different clock domains... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2791023