Method for testing field programmable gate arrays

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

39550017, G06F 1100

Patent

active

060031506

ABSTRACT:
A method of testing field programmable gate arrays (FPGAs) includes the step of configuring programmable logic blocks of the FPGAs for completing a built-in self-test. This is followed by the steps of initiating the built-in self-test, generating test patterns with the programmable logic blocks and analyzing a resulting response to produce a pass/fail indication with the programmable logic blocks. More specifically, the configuring step includes establishing a first group of programmable logic blocks as test pattern generators and output response analyzers and a second group of programmable logic blocks as blocks under test. The blocks under test are then repeatedly recongifured in order to completely test each block under test in all possible modes of operation. The programming of the first and second groups of programmable logic blocks is then reversed and the testing of each new block under test is then completed.

REFERENCES:
patent: Re34445 (1993-11-01), Hayes et al.
patent: 4414669 (1983-11-01), Heckelman et al.
patent: 4757503 (1988-07-01), Hayes et al.
patent: 4817093 (1989-03-01), Jacobs et al.
patent: 5051996 (1991-09-01), Bergeson et al.
patent: 5081297 (1992-01-01), Lebel et al.
patent: 5090015 (1992-02-01), Dabbish et al.
patent: 5107208 (1992-04-01), Lee
patent: 5179561 (1993-01-01), Izawa et al.
patent: 5260946 (1993-11-01), Nunally
patent: 5278841 (1994-01-01), Myers
patent: 5347519 (1994-09-01), Cooke et al.
patent: 5361264 (1994-11-01), Lewis
patent: 5430734 (1995-07-01), Gilson
patent: 5475624 (1995-12-01), West
patent: 5488612 (1996-01-01), Heybruck
patent: 5508636 (1996-04-01), Mange et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for testing field programmable gate arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for testing field programmable gate arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for testing field programmable gate arrays will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-874527

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.