Method for shifting a phase of a clock signal and memory...

Details Method for shifting a phase of a clock signal and memory... Method for shifting a phase of a clock signal and memory...

2011-06-07

2011-06-07

Beausoliel, Robert (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

Reexamination Certificate

active

07958410

ABSTRACT:
A memory chip includes a receiver, a clock phase shifter, an error detector, and a controller. The receiver receives a test signal having a plurality of random data bits. The clock phase shifter shifts the phase of a clock signal to one of first through nth phases (n is a natural number). The controller controls the clock phase shifter to sequentially increase the phase of the clock signal from the first phase when the error detector determines the data bit sampled in synchronization with the clock signal has an erro has an error. The controller controls the clock phase shifter to sequentially decrease the phase of the clock signal from the nth phase when none of the plurality of data bits sampled in synchronization with the clock signal having a kth phase (k is a natural number greater than 1 and smaller than n−1) have an error.

REFERENCES:
patent: 4301466 (1981-11-01), Lemoine et al.
patent: 6182236 (2001-01-01), Culley et al.
patent: 6374360 (2002-04-01), Keeth et al.
patent: 6701140 (2004-03-01), Stine
patent: 6735543 (2004-05-01), Douskey et al.
patent: 7143303 (2006-11-01), Sohn et al.
patent: 7414933 (2008-08-01), Tonami
patent: 7529329 (2009-05-01), Popescu et al.
patent: 7664978 (2010-02-01), Burney et al.
patent: 2003/0031282 (2003-02-01), McCormack et al.
patent: 2004/0258183 (2004-12-01), Popescu et al.
patent: 2005/0265064 (2005-12-01), Ku et al.
patent: 2006/0253746 (2006-11-01), Momtaz
patent: 2008/0075156 (2008-03-01), Schumacher et al.
patent: 2008/0104456 (2008-05-01), Talbot
patent: 2009/0103572 (2009-04-01), Zerbe
patent: 2010/0058100 (2010-03-01), Best et al.
patent: 10-2005-0020359 (2005-03-01), None
patent: 10-2006-0135290 (2006-12-01), None

Affiliated with

Also associated with

Rating

Method for shifting a phase of a clock signal and memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for shifting a phase of a clock signal and memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for shifting a phase of a clock signal and memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2723705