Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2006-07-20
2008-11-25
Dang, Khanh (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S105000, C710S305000, C710S306000, C710S100000
Reexamination Certificate
active
07457905
ABSTRACT:
A request transaction ordering method and system includes designing of the Open Core Protocol (OCP) bus to an Advanced extensible Interface (AXI) bus bridge. The general flow of the bridge is to accept a plurality of read and write requests from the OCP bus and convert them to a plurality of AXI read and write requests. Control logic is set for each first in first out policy of push and pop control and for a plurality of handshake signals in OCP and in the AXI. The request ordering part of the bridge performs hazard checking to preserve required order policies for both OCP and AXI bus protocols by using a FIFO (first in first out) policy to hold the outstanding writes, a plurality of comparators, a first in first out policy to hold OCP identities for a plurality of read requests.
REFERENCES:
patent: 2007/0168645 (2007-07-01), Grabner et al.
patent: 2007/0234006 (2007-10-01), Radulescu et al.
Dang Khanh
Huynh Kim T
Lopez Kermit D.
LSI Corporation
Ortiz Luis M.
LandOfFree
Method for request transaction ordering in OCP bus to AXI... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for request transaction ordering in OCP bus to AXI..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for request transaction ordering in OCP bus to AXI... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4027013