Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1996-12-23
1999-06-15
Bowers, Charles
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438761, 438788, H01L 21316
Patent
active
059131403
ABSTRACT:
A graded gap fill process in which, in a high density plasma processing chamber, an insulating layer is deposited on a substrate without causing plasma charge-related damage to the substrate. The insulating layer is disposed above a first layer having trenches formed therein and below a subsequently deposited second layer. A protection layer is first deposited above the first layer using a first set of deposition parameters. This protection layer coats a surface of the first layer in a substantially conformal manner without forming voids in the trenches. A fill layer is then deposited above the protection layer using a second set of deposition parameters. The first set of deposition parameters is selected to reduce plasma charge-related damage relative to the second set of deposition parameters. The combination of the protection layer and the fill layer sufficiently electrically isolates the first layer from the second layer.
REFERENCES:
patent: 4481229 (1984-11-01), Suzuki et al.
patent: 4732761 (1988-03-01), Machida et al.
patent: 5032535 (1991-07-01), Kamijo et al.
patent: 5124014 (1992-06-01), Foo et al.
patent: 5160998 (1992-11-01), Itoh et al.
patent: 5246887 (1993-09-01), Yu
patent: 5252520 (1993-10-01), Kocmanek et al.
patent: 5273936 (1993-12-01), Ikeda
patent: 5279865 (1994-01-01), Chebi et al.
patent: 5286518 (1994-02-01), Cain et al.
patent: 5429995 (1995-07-01), Nishiyama et al.
patent: 5552346 (1996-09-01), Huang et al.
patent: 5679606 (1997-10-01), Wang et al.
patent: 5723386 (1998-03-01), Ishikawa
Gabriel et al., "Gate Oxide Damage Reduction Using a Protective Dielectric Layer," IEEE Electron Device Letters, vol. 15, No. 8, Aug. 1994, pp. 269-271.
Denison et al., "High Throughput Intermetal Dielectric Deposition of SiO.sub.2 Utilizing a Two-Step High Density Plasma CVD Process," 1995 ISMIC-101D/95/0318, DUMIC Conference, Feb. 21-22, 1995, pp. 318-324.
Bothra et al., "Control of Plasma Damage to Gate Oxide During High Density Plasma Chemical Vapor Deposition," J. Electrochem. Soc., vol. 142, No. 11, Nov. 1995, pp. L208-L211.
Lee, Hong H., Fundamentals of Microelectronics Processing, McGraw-Hill, New York, pp. 383-387, 1990.
Hodul David T.
Roche Gregory A.
Vahedi Vahid
Bowers Charles
Lam Research Corporation
Whipple Matthew
LandOfFree
Method for reduction of plasma charging damage during chemical v does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for reduction of plasma charging damage during chemical v, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reduction of plasma charging damage during chemical v will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-409995