Method for reducing surface leakage current on semiconductor int

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438688, 438974, H01C 214762

Patent

active

058077871

ABSTRACT:
A method is achieved for reducing the surface leakage current between adjacent bonding pads on integrated circuit substrates after forming a patterned polyimide passivation layer. When the polyimide layer is patterned to open contacts areas over the bonding pads, plasma ashing in oxygen is used to remove residual polyimide that otherwise causes high contact resistance, and poor chip yield. This plasma ashing also modifies the insulating layer between bonding pads resulting in an unwanted increase in surface leakage currents between bonding pads. The passivation process is improved by using a thermal treatment step in either a nitrogen or air ambient after the plasma ashing to essentially eliminate the increased surface leakage current and improve chip yield.

REFERENCES:
patent: 4493855 (1985-01-01), Sachdev et al.
patent: 4599243 (1986-07-01), Sachdev et al.
patent: 4622574 (1986-11-01), Garcia
patent: 4732658 (1988-03-01), Lee
patent: 5229324 (1993-07-01), Turner et al.
patent: 5364806 (1994-11-01), Ma et al.
patent: 5414287 (1995-05-01), Hong
patent: 5492863 (1996-02-01), Higgins
patent: 5494838 (1996-02-01), Chang et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for reducing surface leakage current on semiconductor int does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for reducing surface leakage current on semiconductor int, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing surface leakage current on semiconductor int will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-86635

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.