Method for reducing microloading in an etchback of spin-on-glass

Details Method for reducing microloading in an etchback of spin-on-glass Method for reducing microloading in an etchback of spin-on-glass

1997-04-21

1999-07-27

Bowers, Charles

Semiconductor device manufacturing: process

Coating of substrate containing semiconductor region or of...

Insulative material deposited upon semiconductive substrate

438624, 438631, 438697, 438699, 438782, H01L 21316

Patent

active

059306777

ABSTRACT:
A method for forming a planarized interlevel dielectric layer without degradation due to the microloading effect from spin-on material etchback is described. A patterned first conducting layer is provided over an insulating layer on a semiconductor substrate. An improved interlevel dielectric layer is formed overlying the patterned first conducting layer by the following steps. A first oxide layer is deposited overlying the patterned first conducting layer and the insulating layer. A spin-on material layer is coated overlying the first oxide layer and etched back using O.sub.2 gas added to the CHF.sub.3 /CF.sub.4 chemistry until the first oxide layer is exposed overlying the patterned first conducting layer wherein microloading effects from the etching back of the spin-on material layer are lower than microloading effects in a conventional interlevel dielectric layer. A second oxide layer is deposited to complete the interlevel dielectric layer. A second conducting layer is deposited over the interlevel dielectric layer and patterned to complete the fabrication of the integrated circuit device.

REFERENCES:
patent: 4349609 (1982-09-01), Takeda et al.
patent: 5270267 (1993-12-01), Ouellet
patent: 5366850 (1994-11-01), Chen et al.
patent: 5366910 (1994-11-01), Ha et al.
patent: 5399533 (1995-03-01), Pramanik et al.
patent: 5413963 (1995-05-01), Yen et al.
patent: 5607880 (1997-03-01), Suzuki et al.
patent: 5639345 (1997-06-01), Huang et al.
patent: 5654216 (1997-08-01), Adrian
patent: 5702980 (1997-12-01), Yu et al.
patent: 5763954 (1998-06-01), Hyakutake
patent: 5821163 (1998-10-01), Harvey et al.
Stanley Wolf, Silicon Processing for the VLSI Era, vol. 2, pp. 196-198, 231, 1990.

Affiliated with

Also associated with

Rating

Method for reducing microloading in an etchback of spin-on-glass does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for reducing microloading in an etchback of spin-on-glass, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing microloading in an etchback of spin-on-glass will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-891916