Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-01-01
2008-01-01
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S199000, C438S197000, C438S689000, C438S510000, C438S514000, C438S527000, C438S531000, C438S299000, C438S301000, C438S306000, C257SE21645, C257SE21691, C257SE21660, C257SE21690, C257SE21678
Reexamination Certificate
active
07314803
ABSTRACT:
In a method for producing a semiconductor structure a semiconductor a substrate with a top surface is provided. A gate dielectric layer is provided on the top surface and on the gate dielectric layer is provided a memory cell array region with a first plurality of gate stacks and a peripheral element region with a second plurality of gate stacks. A dielectric layer is provided over the memory cell array region and the peripheral element region. A first source/drain implantation over the memory cell array region and the peripheral element region is carried out, a blocking mask over the memory cell array region is formed, the dielectric layer is removed using the blocking mask, and a second source/drain implantation over the memory cell array region and the peripheral element region is carried out, wherein the memory cell array region is protected by a mask.
REFERENCES:
patent: 5972764 (1999-10-01), Huang et al.
patent: 6284592 (2001-09-01), Lee
patent: 6440791 (2002-08-01), Gau
patent: 6503789 (2003-01-01), Kim et al.
patent: 6995413 (2006-02-01), Inoue et al.
patent: 7049193 (2006-05-01), Maldei et al.
patent: 2003/0064562 (2003-04-01), Kim et al.
patent: 2004/0173833 (2004-09-01), Tsugane et al.
patent: 10314595 (2004-10-01), None
patent: 94138654 (2001-12-01), None
Taiwanese Pre-Examination Report dated Feb. 1, 2007.
Graf Werner
Heineck Lars
Horst Jana
Ahmadi Mohsen
Eschweiler & Associates LLC
Infineon - Technologies AG
Lebentritt Michael
LandOfFree
Method for producing a semiconductor structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for producing a semiconductor structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for producing a semiconductor structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2787315