Method for powering-up a microprocessor under debugger control

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

714 30, G01R 3128

Patent

active

059352663

ABSTRACT:
A method and apparatus are disclosed for powering-up a microprocessor in a system under debugger control. The microprocessor comprises I/O connection pins, internal logic, and a reset condition responsive to a reset signal. Additionally, the microprocessor has a boundary scan architecture, such as an IEEE 1149.1 (JTAG) compliant interface, which includes a boundary scan register (BSR) and at least one design-specific test data register. The BSR has normal and test modes. In the normal mode, the BSR operatively connects the internal logic to the I/O connection pins. In the test mode, the BSR operatively isolates the internal logic from the I/O connection pins. The method comprising first detecting when power is applied to the microprocessor. Once power is detected and while the microprocessor remains in the reset condition, the BSR is put into tile test mode to isolate the internal logic from the I/O connection pins. Next, the debugger controls the microprocessor via the data register of the JTAG interface, conducting the necessary functions pursuant to power-up. Once the power-up functions are performed and the reset signal is disasserted, the internal logic can be reconnected with the I/O connection pins by returning the BSR to its normal mode.

REFERENCES:
patent: 5222068 (1993-06-01), Burchard
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5404526 (1995-04-01), Dosch et al.
patent: 5428624 (1995-06-01), Blair et al.
patent: 5434804 (1995-07-01), Bock et al.
patent: 5448576 (1995-09-01), Russell
patent: 5459737 (1995-10-01), Andrews
patent: 5479652 (1995-12-01), Dreyer et al.
patent: 5509019 (1996-04-01), Yamamura
patent: 5519715 (1996-05-01), Hao et al.
patent: 5526365 (1996-06-01), Whetsel
patent: 5561614 (1996-10-01), Revilla et al.
patent: 5561761 (1996-10-01), Hicok et al.
patent: 5590354 (1996-12-01), Klapproth et al.
patent: 5623687 (1997-04-01), Yishay et al.
patent: 5631912 (1997-05-01), Mote, Jr.
patent: 5644580 (1997-07-01), Champlin
patent: 5768152 (1998-06-01), Battaline et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for powering-up a microprocessor under debugger control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for powering-up a microprocessor under debugger control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for powering-up a microprocessor under debugger control will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1115641

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.