Fishing – trapping – and vermin destroying
Patent
1991-01-22
1992-05-12
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437235, 437236, 437240, 437247, 437982, 148DIG133, H01L 21461
Patent
active
051127768
ABSTRACT:
A planarizing process is disclosed for planarizing an integrated circuit structure using a low melting inorganic planarizing material which comprises flowing while depositing a low melting inorganic planarizing layer such as a boron oxide glass over a layer of insulating material such as an oxide of silicon and then dry etching the low melting inorganic planarizing layer to planarize the structure. The method eliminates the need for separate coating, drying, and curing steps associated with the application of organic-based planarizing layers usually carried out outside of a vacuum apparatus. In a preferred embodiment, the deposition steps and the etching step are carried out without removing the integrated circuit structure from the vacuum apparatus. An additional etching step may be carried out after depositing the insulating layer and prior to deposition of the planarizing layer to remove any voids formed in the insulating layer.
REFERENCES:
patent: 3755720 (1973-08-01), Kern
patent: 4417914 (1983-11-01), Lehrer
patent: 4506435 (1985-03-01), Pliskin et al.
patent: 4520041 (1985-05-01), Aoyama et al.
patent: 4599135 (1986-07-01), Tsunekawa
patent: 4714520 (1987-12-01), Gwozdz
patent: 4781945 (1988-11-01), Nishimura et al.
patent: 4807016 (1989-02-01), Douglas
patent: 4808554 (1989-02-01), Yamazaki
patent: 4962063 (1990-10-01), Maydan et al.
Fu, "A Novel Borophosphosilicate Glass Process", IEEE, New York, USA, 772 pp. pp. 602-605, 1985.
Ditrick and Bae, "An Improve Boron Nitride Glass Transfer Process", Solid State Technology, vol. 23, No. 7, Jul. 1980, pp. 69-73.
Kern and Schnable, "Chemically Vapor-Deposited Borophosphosilicate Glasses for Silicon Device Applications", RCA Review, vol. 43, Sep. 1982, pp. 423-457.
Ramiller et al., "Borophosphosilicate Glass for Low Temperature Reflow", Applied Materials, Inc., Technical Report, No. GEN-008, pp. 29-37.
Smith, Gregory C., et al., "Sidewall-Tapered Oxide by Plasma-Enhanced Chemical Vapor Deposition", 1046 Journal of the Electrochemical Society, vol. 132, No. 11, Nov., 1985, pp. 2721-2725.
Law Kam S.
Marks Jeffrey
Mayden Dan
Wang David N.
Applied Materials Inc.
Hearn Brian E.
Nguyen Tuan
Taylor John P.
LandOfFree
Method for planarizing an integrated circuit structure using low does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for planarizing an integrated circuit structure using low, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for planarizing an integrated circuit structure using low will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2426104