Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2008-07-22
2008-07-22
Chase, Shelly A (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C717S106000
Reexamination Certificate
active
07404130
ABSTRACT:
A method for optimizing a pattern generation program used in a signal generator comprising a generator for generating a signal pattern based on a pattern generation program, a memory for storing the signal pattern, and an output for outputting on a predetermined cycle the signal pattern stored by the memory, this optimizing method comprising an evaluation step for evaluating for each command of the pattern generation program whether it is necessary to develop the command in question of the program and a development step for developing the command.
REFERENCES:
patent: 6014764 (2000-01-01), Graeve et al.
patent: 6784686 (2004-08-01), Nishida et al.
patent: 7315970 (2008-01-01), Arakawa et al.
patent: 10-160808 (1998-06-01), None
patent: 11-064469 (1999-03-01), None
patent: 2000-162287 (2000-06-01), None
Goto Masaharu
Otani Takuya
Shimura Masaru
Agilent Technologie,s Inc.
Bobys Marc
Chase Shelly A
LandOfFree
Method for optimizing a pattern generation program, a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for optimizing a pattern generation program, a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for optimizing a pattern generation program, a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2807489