Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Reexamination Certificate
2006-09-19
2009-12-08
Coleman, W. David (Department: 2823)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
C257SE21241
Reexamination Certificate
active
07629273
ABSTRACT:
A method for forming a semiconductor structure includes providing a substrate comprising a first device region, forming a metal-oxide-semiconductor (MOS) device in the first device region, forming a stressed layer over the MOS device, and performing a post-treatment to modulate a stress of the stressed layer. The post-treatment is selected from the group consisting essentially of ultra-violet (UV) curing, laser curing, e-Beam curing, and combinations thereof.
REFERENCES:
patent: 6310367 (2001-10-01), Yagishita et al.
patent: 6815279 (2004-11-01), Yagishita et al.
patent: 6939814 (2005-09-01), Chan et al.
patent: 2005/0266639 (2005-12-01), Frohberg et al.
patent: 2006/0226519 (2006-10-01), Masonobu et al.
patent: 2007/0082507 (2007-04-01), Iyer et al.
patent: 2008/0017931 (2008-01-01), Shih et al.
patent: 2008/0044967 (2008-02-01), Teh et al.
Chang Hui-Lin
Lu Yung-Cheng
Shen Ting-Yu
Tsai Hung Chun
Yu Chen-Hua
Coleman W. David
Slater & Matsil L.L.P.
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Method for modulating stresses of a contact etch stop layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for modulating stresses of a contact etch stop layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for modulating stresses of a contact etch stop layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4132586