Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-02-05
2010-06-29
Smith, Matthew (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S151000, C438S396000, C438S261000, C438S519000, C257S077000, C257S327000, C257SE21409, C257SE29012
Reexamination Certificate
active
07745276
ABSTRACT:
A method for manufacturing a SiC semiconductor device includes: preparing a SiC substrate having a (11-20)-orientation surface; forming a drift layer on the substrate; forming a base region in the drift layer; forming a first conductivity type region in the base region; forming a channel region on the base region to couple between the drift layer and the first conductivity type region; forming a gate insulating film on the channel region; forming a gate electrode on the gate insulating film; forming a first electrode to electrically connect to the first conductivity type region; and forming a second electrode on a backside of the substrate. The device controls current between the first and second electrodes by controlling the channel region. The forming the base region includes epitaxially forming a lower part of the base region on the drift layer.
REFERENCES:
patent: 5184204 (1993-02-01), Mihara et al.
patent: 6057558 (2000-05-01), Yamamoto et al.
patent: 6096607 (2000-08-01), Ueno
patent: 6150671 (2000-11-01), Harris et al.
patent: 6297100 (2001-10-01), Kumar et al.
patent: 6764963 (2004-07-01), Fukuda et al.
patent: 7019344 (2006-03-01), Singh
patent: 7221010 (2007-05-01), Ryu
patent: 2003/0034495 (2003-02-01), Casady et al.
patent: 2003/0042549 (2003-03-01), Fujihira et al.
patent: 2006/0057796 (2006-03-01), Harada et al.
patent: 2006/0108589 (2006-05-01), Fukuda et al.
patent: 2007/0045631 (2007-03-01), Endo et al.
patent: 2008/0185594 (2008-08-01), Frisina et al.
patent: WO 97/36313 (1997-10-01), None
Office Action dated Feb. 24, 2009 in corresponding Japanese Patent Application No. 2007-043782 (English Translation provided).
European Search Report issued by the European Patent Office on Feb. 27, 2009 in connection with European patent application No. 08002308.8-2203, which corresponds to U.S. Appl. No. 12/068,263.
Nakamura Hiroki
Okuno Eiichi
Suzuki Naohiro
Baptiste Wilner Jean
Denso Corporation
Posz Law Group , PLC
Smith Matthew
LandOfFree
Method for manufacturing SiC semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing SiC semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing SiC semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4226881