Method for manufacturing semiconductor device

Details Method for manufacturing semiconductor device Method for manufacturing semiconductor device

2008-07-23

2011-11-01

Ghyka, Alexander (Department: 2812)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S149000, C438S151000, C257SE21409

Reexamination Certificate

active

08048749

ABSTRACT:
A method for manufacturing a semiconductor device, by which a bottom gate thin film transistor that has an improved S value and a channel forming region with a smaller thickness than that of a source region and a drain region can be manufactured in a simple process. An island-like conductive film is formed over a surface of an insulating substrate in a portion corresponding to a channel forming region, and is covered with an insulating film to form a projection portion. After an amorphous semiconductor film is deposited to cover the projection portion, the amorphous semiconductor film is irradiated with laser light so as to be melted and crystallized. Part of the melted semiconductor over the projection portion flows into regions adjacent to both sides of the projection portion, which results in reduction in thickness of the semiconductor film over the projection portion (channel forming region).

REFERENCES:
patent: 5498904 (1996-03-01), Harata et al.
patent: 5656825 (1997-08-01), Kusumoto et al.
patent: 6335232 (2002-01-01), Ohori et al.
patent: 6653657 (2003-11-01), Kawasaki et al.
patent: 6841797 (2005-01-01), Isobe et al.
patent: 6911358 (2005-06-01), Azami et al.
patent: 6933527 (2005-08-01), Isobe et al.
patent: 7105392 (2006-09-01), Isobe et al.
patent: 7115903 (2006-10-01), Isobe et al.
patent: 7148092 (2006-12-01), Isobe et al.
patent: 7189997 (2007-03-01), Tsunoda et al.
patent: 7238557 (2007-07-01), Hayakawa
patent: 7259045 (2007-08-01), Dejima
patent: 7312473 (2007-12-01), Koyama et al.
patent: 2003/0218171 (2003-11-01), Isobe et al.
patent: 2007/0015323 (2007-01-01), Isobe et al.
patent: 2007/0085080 (2007-04-01), Isobe et al.
patent: 61-048975 (1986-03-01), None
patent: 02-076264 (1990-03-01), None
patent: 05-013762 (1993-01-01), None
patent: 05-110099 (1993-04-01), None
patent: 05-198594 (1993-08-01), None
patent: 09-036376 (1997-02-01), None
patent: 11-111998 (1999-04-01), None
patent: 2003-203920 (2003-07-01), None
patent: 2004-281687 (2004-10-01), None
He et al., “Raised Source and Drain Structure of Poly-Si TFTs”, Electrochemical Society Proceedings, vol. 98-22, pp. 204-220 (1998).
He et al., “Raised Source and Drain Structure of Poly-Si TFTs”, Electrochemical Society Proceedings, (1999), vol. 98-22, pp. 204-220.

Affiliated with

Also associated with

Rating

Method for manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4305080