Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2003-03-04
2004-05-18
Zarabian, Amir (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S265000, C438S257000, C438S261000, C438S382000
Reexamination Certificate
active
06737322
ABSTRACT:
TECHNICAL FIELD
The present invention relates to a method for manufacturing a non-volatile memory device and a method for manufacturing a semiconductor device including the non-volatile memory device, and more particularly to a method for manufacturing a non-volatile memory device having a plurality of charge storage regions for each word gate, and a method for manufacturing a semiconductor device including the non-volatile memory device.
BACKGROUND
Non-volatile semiconductor memory devices include a MONOS (Metal Oxide Nitride Oxide Semiconductor) type and a SONOS (Silicon Oxide Nitride Oxide Silicon) type in which a gate dielectric layer between a channel region and a control gate is composed of a stacked layered body of a silicon oxide layer—a silicon nitride layer—a silicon oxide layer, wherein a charge is trapped in the silicon nitride layer.
One known MONOS type non-volatile memory device is shown in
FIG. 22
, (Y. Hayashi, et al, 2000 Symposium on VLSI Technology Digest of Technical Papers p.122-p.123).
The MONOS type memory cell
100
has a word gate
14
formed over a semiconductor substrate
10
through a first gate dielectric layer
12
. Also, a first control gate
20
and a second control gate
30
in the form of sidewalls are disposed on both sides of the word gate
14
. A second gate dielectric layer
22
is present between a bottom section of the first control gate
20
and the semiconductor substrate
10
, and a dielectric layer
24
is present between a side surface of the first control gate
20
and the word gate
14
. Similarly, a second gate dielectric layer
22
is present between a bottom section of the second control gate
30
and the semiconductor substrate
10
, and a dielectric layer
24
is present between a side surface of the second control gate
30
and the word gate
14
. Impurity layers
16
and
18
that each compose a source region or a drain region are formed in the semiconductor substrate
10
between the opposing control gates
20
and
30
of adjacent memory cells.
In this manner, each memory cell
100
includes two MONOS type memory elements on the side surfaces of the word gate
14
. Also, these two MONOS type memory elements are independently controlled. Therefore, a single memory cell
100
can store 2-bit information.
In view of the foregoing, one object of the present invention is to provide a method for manufacturing a MONOS type non-volatile memory device having a plurality of charge storing regions and a method for manufacturing a semiconductor device including the non-volatile memory device.
SUMMARY
A method for manufacturing a semiconductor device including a non-volatile memory device, and a resistance element including a resistance conductive layer in accordance with an embodiment of the present invention comprises the following. A first dielectric layer is formed above a semiconductor layer and a first conductive layer is formed above the first dielectric layer. A second dielectric layer is formed above a portion of the first conductive layer that becomes the resistance conductive layer. A stopper layer is formed above the first conductive layer and the second dielectric layer. The stopper layer and the first conductive layer are patterned to form a gate layer. The stopper layer, the second dielectric layer and the first conductive layer are patterned to form the resistance conductive layer Sidewall-like control gates are formed through an ONO film on both side surfaces of the gate layer. A third dielectric layer is formed above the gate layer and the resistance conductive layer. The third dielectric layer is polished such that the stopper layer is exposed and then the stopper layer is removed. A second conductive layer is formed above the gate layer and the resistance conductive layer. The second conductive layer is then patterned to form a word line. Finally, the gate layer is patterned to form a word gate.
A method for manufacturing a semiconductor device including a non-volatile memory device, and a resistance element including a resistance conductive layer in accordance with another embodiment of the present invention comprises the following. A first dielectric layer is formed above a semiconductor layer and a first conductive layer is formed above the first dielectric layer. A stopper layer is formed above the first conductive layer. The stopper layer and the first conductive layer are patterned to form a gate layer and the resistance conductive layer. Sidewall-like control gates are formed through an ONO film on both side surfaces of the gate layer The stopper layer formed above the resistance conductive layer is then removed. A second dielectric layer is formed above at least the resistance conductive layer. A third dielectric layer is formed above the gate layer and the resistance conductive layer. The third dielectric layer is then polished such that the stopper layer is exposed, and the second dielectric layer formed above the resistance conductive layer remains. The stopper layer is then removed. A second conductive layer is formed above the gate layer and the resistance conductive layer. Next, the second conductive layer is patterned to form a word line. Finally, the gate layer is patterned to form a word gate.
REFERENCES:
patent: 5408115 (1995-04-01), Chang
patent: 5422504 (1995-06-01), Chang et al.
patent: 5494838 (1996-02-01), Chang et al.
patent: 5969383 (1999-10-01), Chang et al.
patent: 6177318 (2001-01-01), Ogura et al.
patent: 6248633 (2001-06-01), Ogura et al.
patent: 6255166 (2001-07-01), Ogura et al.
patent: 6413821 (2002-07-01), Ebina et al.
patent: 6518124 (2003-02-01), Ebina et al.
patent: 2002/0100929 (2002-08-01), Ebina et al.
patent: 2002/0127805 (2002-09-01), Ebina et al.
patent: 2003/0054610 (2003-03-01), Ebina et al.
patent: 2003/0057505 (2003-03-01), Ebina et al.
patent: 2003/0058705 (2003-03-01), Ebina et al.
patent: 2003/0060011 (2003-03-01), Ebina et al.
patent: 7-161851 (1995-06-01), None
patent: 2978477 (1999-09-01), None
patent: 2001-156188 (2001-06-01), None
Chen, et al., “A Novel Flash Memory Device with S Plit Gate Source Side Injection and ONO Charge Storage Stack (SPIN),” 1997 Symposium on VLSI Technology Digest of Technical Papers, pp. 63-64.
Chang, et al., “A New SONOS Memory Using Source-Side Injection for Programming,” IEEE Electron Device Letters, vol. 19, No. 7, Jul. 1998, pp. 253-255.
Hayashi, et al., “Twin MONOS Cell with Dual Control Gates,” 2000 Symposium on VLSI Technology Digest of Technical Papers (2 pages).
Ebina Akihiko
Inoue Susumu
Novacek Christy
Zarabian Amir
LandOfFree
Method for manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3185503