Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-10-30
2004-12-21
Loke, Steven (Department: 2811)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S303000, C438S305000, C438S306000, C438S301000
Reexamination Certificate
active
06833307
ABSTRACT:
FIELD OF THE INVENTION
This invention relates, in general, to semiconductor components and, more particularly, to extension-gate edge overlap in a semiconductor component.
BACKGROUND OF THE INVENTION
Integrated circuits such as microprocessors, digital signal processors, microcontrollers, memory devices, and the like typically contain millions of Insulated Gate Field Effect Transistors (IGFETs). Because of the desire to lower manufacturing costs and increase circuit speed, integrated circuit manufacturers shrink the sizes of the IGFET's making up an integrated circuit so that more integrated circuits can be manufactured from a single semiconductor wafer. Although the smaller transistors are capable of operating at increased speeds, secondary performance factors such as decreased source-drain breakdown voltage, increased junction capacitance, and instability of the threshold voltage negatively affect transistor performance. Collectively, these adverse performance effects are referred to as short channel effects.
Typical techniques for mitigating short channel effects rely on adjusting the electric field in the channel region to minimize the peak lateral electric field of the drain depletion region. One technique for lowering the lateral electric field is to include source and drain extension regions. A source extension region extends into a silicon substrate adjacent one side of a gate structure and a drain extension region extends into the silicon substrate adjacent an opposing side of the gate structure. The source and drain extension regions extend under the gate structure. The drain extension region reduces the maximum electric field in the drain region of an insulated gate field effect transistor, thereby reducing the number of electrons capable of tunneling from the drain region into the gate oxide. Even with this improvement, the number of electrons in the drain region is still sufficient to create a gate-to-drain tunneling current that decreases the performance of the transistor.
Accordingly, what is needed is a semiconductor component having a lower gate-to-drain tunneling current and a method for manufacturing the semiconductor component.
SUMMARY OF THE INVENTION
The present invention satisfies the foregoing need by providing a semiconductor component and a method for manufacturing the semiconductor component having a source-side halo region formed before the source and drain extension regions and the source and drain regions are formed. In accordance with one aspect, the present invention comprises a gate structure formed on a semiconductor material of a first conductivity type. After formation of the gate structure, a source-side halo region is formed in the semiconductor material proximal a source side of the gate structure using an ion implantation technique. After formation of the source-side halo region, a first set of spacers is formed on opposing sides of the gate structure followed by implanting a dopant of a second conductivity type using a tilt angle implant to form the source and drain extension regions. A second set of spacers is formed adjacent the first set of spacers and source and drain regions are formed in the semiconductor material.
In accordance with another aspect, the present invention comprises a semiconductor material having a gate structure disposed thereon. A source-side halo region is proximal the source side of the gate structure. A source extension region is proximal the first side of the gate structure and extends under the gate structure and a drain extension region is proximal the second side of the gate structure and may extend under the second side of the gate structure. A source region is proximal and spaced apart from the first side of the gate structure and a drain region is proximal and spaced apart from the second side of the gate structure.
REFERENCES:
patent: 5237193 (1993-08-01), Williams et al.
patent: 5270226 (1993-12-01), Hori et al.
patent: 5432106 (1995-07-01), Hong
patent: 5510280 (1996-04-01), Noda
patent: 5650340 (1997-07-01), Burr et al.
patent: 5670389 (1997-09-01), Huang et al.
patent: 5830788 (1998-11-01), Hiroki et al.
patent: 5851886 (1998-12-01), Peng
patent: 5869378 (1999-02-01), Michael
patent: 5891774 (1999-04-01), Ueda et al.
patent: 5909622 (1999-06-01), Kadosh et al.
patent: 5920776 (1999-07-01), Fratin et al.
patent: 5925914 (1999-07-01), Jiang et al.
patent: 5935867 (1999-08-01), Alvis et al.
patent: 6008094 (1999-12-01), Krivokapic et al.
patent: 6008099 (1999-12-01), Sultan et al.
patent: 6020611 (2000-02-01), Ma et al.
patent: 6031272 (2000-02-01), Hiroki et al.
patent: 6103563 (2000-08-01), Lukanc et al.
patent: 6140186 (2000-10-01), Lin et al.
patent: 6168637 (2001-01-01), Randolph et al.
patent: 6190980 (2001-02-01), Yu et al.
patent: 6200864 (2001-03-01), Selcuk
patent: 6218224 (2001-04-01), Lukanc et al.
patent: 6242329 (2001-06-01), Huster et al.
patent: 6255174 (2001-07-01), Yu
patent: 6268253 (2001-07-01), Yu
patent: 6291325 (2001-09-01), Hsu
patent: 6344396 (2002-02-01), Ishida et al.
patent: 6372587 (2002-04-01), Cheek et al.
patent: 6373103 (2002-04-01), Long et al.
patent: 6391728 (2002-05-01), Yu
patent: 6396103 (2002-05-01), Riccobene et al.
patent: 6399452 (2002-06-01), Krishnan et al.
patent: 6406957 (2002-06-01), Wu et al.
patent: 2001/0019869 (2001-09-01), Hsu
patent: 2001/0024847 (2001-09-01), Snyder
patent: 2001/0036713 (2001-11-01), Rodder et al.
patent: 0814502 (1997-12-01), None
High Performance Logic and High-Gain Analog CMOS Transistors Formed by a Shadow-Mask Technique With a Single Implant Step. Hook. Terence B., et al., IEEE Transactions on Electron Devices. vol. 49, No. 9, Sep. 2002.
Asymmetric Source/Drain Extension Transistor Structure for High Performance Sub-50nm Gate Length CMOS Devices, T. Ghani, K. Mistry, P. Packan, M. Armstrong, S. Thompson, S. Tyagi, M. Bohr, Portland Technology Development, TCAD, Intel Corporation, Hillsboro, Symposium on VLSI Technology Digest of Technical Papers, 2001, pp. 17-18.
Impact of Ultrashallow Junction on Hot Carrier Degradation of Sub-0.25-&mgr;m NMOSFET's, Kaori Nakamura, Eiichi Murakami, and Shin 'ichiro Kimura, P 27-29, IEEE Electron Device Letters, vol. 21, No. 1, Jan. 2000.
Buller James F.
Cheek Jon
Weintraub Chad
Wristers Derick
Advanced Micro Devices , Inc.
Dover Rennie Wm.
Drake Paul
Loke Steven
LandOfFree
Method for manufacturing a semiconductor component having an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing a semiconductor component having an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing a semiconductor component having an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3312081