Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Patent
1998-11-09
2000-10-24
Utech, Benjamin L.
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
438695, 438696, 438697, 438699, 438706, 438708, 438719, 438720, 438721, 438723, 438724, H01L 21311
Patent
active
061367168
ABSTRACT:
A method for manufacturing a self-aligned stacked storage node DRAM cell on a substrate for a capacitor over bit line (COB) process is disclosed. The method comprises the steps of: forming a first planarized dielectric layer onto the substrate; forming a first planarized barrier layer onto the first dielectric layer; patterning and etching the first barrier layer until the first dielectric layer is reached to form a bit line contact and a storage node contact; forming first sidewall barrier spacers on the sides of the first barrier layer; etching the first dielectric layer until the substrate is reached to form a bit line contact opening and a storage node contact opening; depositing a first conducting layer into and above the bit line contact opening and the storage node contact opening and above the first barrier layer and the first sidewall spacers; depositing a second conducting layer onto the first conducting layer; depositing a cap barrier layer atop the second conducting layer; patterning and etching the first conducting layer, the second conducting layer, and the cap barrier layer to form an intermediate structure above the bit line contact opening and a plug in the storage node opening; forming second sidewall barrier spacers on the sides of the intermediate structure; forming a second dielectric layer onto exposed portions of the first and the second sidewall barrier spacers, the plug and the cap barrier layer; patterning and etching the second dielectric layer leaving a remaining portion only on the intermediate structure; forming a third conducting layer onto exposed portions of the plug, the first and the second side wall barrier spacers, the cap barrier layer, and the remaining portion of the third dielectric layer; and removing the third conducting layer atop the second dielectric layer.
REFERENCES:
patent: 5488011 (1996-01-01), Figura et al.
patent: 5506166 (1996-04-01), Sandhu et al.
patent: 5677227 (1997-10-01), Yang et al.
patent: 5705438 (1998-01-01), Tseng
patent: 5706164 (1998-01-01), Jeng
patent: 5808335 (1998-09-01), Sung
Tran Binh X.
Utech Benjamin L.
Worldwide Semiconductor Manufacturing Corporation
LandOfFree
Method for manufacturing a self-aligned stacked storage node DRA does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing a self-aligned stacked storage node DRA, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing a self-aligned stacked storage node DRA will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1963557