Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-07-12
2011-07-12
Sarkar, Asok K (Department: 2891)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S157000, C438S176000, C257SE21637, C257SE21640
Reexamination Certificate
active
07977195
ABSTRACT:
A method for manufacturing at least one structure for a double grid field effect transistor, including: forming, on an isolating face of a first substrate, a stack comprising successively at least one layer of rear grid material, a layer of rear grid isolator, one semi-conducting zone for each structure to be manufactured, an electrically insulating layer of a front grid, at least one layer of front grid material and a masking element for each structure to be manufactured, placed facing the semi-conducting zone; forming in the at least one layer of front grid material a pattern reproducing a shape of the masking element and comprising etching of the layer of front grid material to eliminate the front grid material outside the pattern; and forming on free faces of the pattern a sacrificial spacer covering a first part of the semi-conducting zone.
REFERENCES:
patent: 5583362 (1996-12-01), Maegawa
patent: 5773331 (1998-06-01), Solomon et al.
patent: 7022562 (2006-04-01), Deleonibus
patent: 7473967 (2009-01-01), Sorada et al.
patent: 2005/0282318 (2005-12-01), Dao
patent: 2006/0027881 (2006-02-01), Ilicali et al.
patent: 2006/0270164 (2006-11-01), Li et al.
patent: 2010/0264492 (2010-10-01), Surdeanu et al.
patent: 199 28 564 (2001-01-01), None
patent: 1 188 188 (2005-08-01), None
F. Allibert, et al., “Characterization of Ultra-Thin SOI Films for Double-Gate MOSFET's”, IEEE International SOI Conference, Oct. 2002, pp. 187-188.
Commissariat a l''Energie Atomique
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
Sarkar Asok K
Slutsker Julia
LandOfFree
Method for manufacturing a field effect transistor with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing a field effect transistor with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing a field effect transistor with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2728631