Method for managing an instruction execution pipeline during deb

Details Method for managing an instruction execution pipeline during deb Method for managing an instruction execution pipeline during deb

1997-11-19

2000-08-29

Eng, David Y.

Electrical computers and digital processing systems: processing

Processing control

Specialized instruction processing in support of testing,...

G06F 1100

Patent

active

06112298&

ABSTRACT:
A data processing system on an integrated circuit 42 with microprocessor 1 and peripheral devices 60-61 is provided with an emulation unit 50 which allows debugging and emulation of integrated circuit 42 when connected to an external test system 51. Microprocessor 1 has in instruction execution pipeline which has several execution phases which involve fetch/decode units 10a-c and functional execution units 12, 14, 16 and 18. The pipeline of microprocessor 1 is unprotected so that memory access latency to data memory 22 and register file 20 can be utilized by system program code which is stored in instruction memory 23. Emulation unit 50 provides means for emulating the unprotected pipeline of microprocessor 1 and for rapidly uploading and downloading memories 22-23. Emulation unit 50 operates in a manner to prevent extraneous operations from occurring which could otherwise affect memories 22-23 or peripheral devices 60-61 during emulation.

REFERENCES:
patent: 4566063 (1986-01-01), Zolnowsky et al.
patent: 4701921 (1987-10-01), Powell et al.
patent: 4860290 (1989-08-01), Daniels et al.
patent: 4881228 (1989-11-01), Masahiro
patent: 5404466 (1995-04-01), Kazuhisa
patent: 5530805 (1996-06-01), Edgington et al.
patent: 5535332 (1996-07-01), Swoboda et al.
patent: 5537538 (1996-07-01), Bratt et al.
patent: 5564028 (1996-10-01), Swoboda et al.
patent: 5615358 (1997-03-01), Vogley
patent: 5715440 (1998-02-01), Ohmura et al.
patent: 5737516 (1998-04-01), Circello et al.
patent: 5835897 (1998-11-01), Bluhm et al.
The Implementation and Application of Micro Rollback in Fault-Tolerant VLSI Systems , IEEE, 1988, pp. 234-239.
A Survey of Design for Testability Scan Techniques, VLSI Design , Dec. 1984, pp. 38-39, 42, 46, 48, 59-61.
TMS320C62xx CPU and Instruction Set , Texas Instruments Product Preview, Jan. 1997, p. 1.
TMX320C6201 Digital Signal Processor, Texas Instruments Product Preview, Jan. 1997, p. 1.

Affiliated with

Also associated with

Rating

Method for managing an instruction execution pipeline during deb does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for managing an instruction execution pipeline during deb, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for managing an instruction execution pipeline during deb will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1259798