Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1995-04-24
2001-10-16
Booth, Richard (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S785000
Reexamination Certificate
active
06303452
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to semiconductor integrated circuits, and more specifically to forming a transistor spacer endpoint structure.
BACKGROUND OF THE INVENTION
In MOS technology, the gate of a transistor is the part of the device that controls the operation of the device. The formation of the gate has thus been of prime importance in maintaining the integrity and performance of the device. The typical gate of the transistor is formed from a doped polysilicon layer overlying a gate oxide layer. Lightly doped drain (LDD) regions are formed by implanting a dopant into the substrate adjacent to the gate. The implantation forms lightly doped, very shallow source/drain regions. A low temperature oxide (LTO) is formed over the surface of the wafer and anisotropically etched away. The oxide on the sidewalls of the polysilicon and gate oxide remains after this etch step to form sidewall spacers. More heavily doped source/drain regions are implanted into the substrate adjacent to the edge of the sidewall spacers. The gate does not overlap the more heavily doped source/drain regions.
The uniformity of the etched LTO to form the sidewall spacers is critical to the transistor performance for devices in the submicron feature sizes. Etching of the LTO must be carefully controlled to achieve a precise endpoint. Overetching of the LTO is a standard technique to insure complete removal of the oxide over the heavily implanted source/drain regions.
This overetching technique of the LTO, however, creates problems. Thicker field oxide regions which separate the active areas must be initially grown. As the LTO is etched to form the sidewall spacers, a portion of the field oxide is also etched away. Initially, forming thicker field oxide regions, however, forms longer birds beaks and causes greater physical stress to the substrate from the larger volume of field oxide. The additional stress leads to lattice strain and defects in the substrate. Additionally, variations of the overetch process can change the drive current of the transistor, thus directly impacting transistor performance.
One way to insure that device performance is maintained after overetching the LTO to form sidewall oxide spacers is to form a layer between the LTO and the field oxide region. Placing a spacer etch stop under the LTO which forms the spacers will prevent overetching the field oxide region and control the precise etch endpoint. It would therefore be desirable to provide a method which produces a reliable transistor having the desired sidewall oxide spacer structure using an etch stop layer under the spacer oxide layer. It would further be desirable for such technique to be easily adapted for use with standard integrated circuit fabrication process flows without increasing the complexity of the process.
SUMMARY OF THE INVENTION
The invention may be incorporated into a method for forming an integrated circuit, and the integrated circuit formed thereby, by forming a gate over a portion of a substrate. A dielectric layer is formed over the gate and a portion of the substrate. Oxide sidewall spacers are formed on the sides of the gate and on top of the dielectric layer.
REFERENCES:
patent: 4356623 (1982-11-01), Hunter
patent: 4873557 (1989-10-01), Kita
patent: 4908326 (1990-03-01), Ma et al.
patent: 4918501 (1990-04-01), Komori et al.
patent: 4971922 (1990-11-01), Watabe et al.
patent: 4978634 (1990-12-01), Shen et al.
patent: 5079617 (1992-01-01), Yoneda
patent: 5119152 (1992-06-01), Mizuno
patent: 5124180 (1992-06-01), Proscia
patent: 5134451 (1992-07-01), Katoh
patent: 5139697 (1992-08-01), Togano et al.
patent: 5200351 (1993-04-01), Hadjizadeh-Amini
patent: 5221632 (1993-06-01), Kurimoto et al.
IBM Technical Disclosure Bulletin vol. 26, No. 3B, Aug. 1983 “Sidewall Oxide Structure and Method for Polysilicon Gate Devices to Minimize Consumption of Field Oxide,” J.M. Blum, H.H. Chao, L.M. Ephrath, E.J. Petrillo and P.E. Sackles.
IBM Technical Disclosure Bulletin vol. 24, No. 2, Jul. 1981 “Method to Improve the Controllability of Lightly Doped Drain, SiO2Spacer Formation,” P.J. Tsang.
IEEE Electron Device Letters 10 (1989) Nov., No. 11, New York USA, “Submicron Salicide SMOS Devices with Self-Aligned Shallow/Deep Junctions,” Chih-Yuan Lu, Janmye James Sung, and Chen-Hua D. Yu.
IBM Technical Disclosure Bulletin vol. 31, No. 8A, Jan. 1990 “Method to Minimize Junction Capacitance Added by a Punch-Through (Halo) Implant”.
Bryant Frank Randolph
Chen Fusen E.
Dixit Girish Anant
Booth Richard
Jorgenson Lisa K.
STMicroelectronics Inc.
Venglarik Daniel E.
LandOfFree
Method for making transistor spacer etch pinpoint structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making transistor spacer etch pinpoint structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making transistor spacer etch pinpoint structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2591943