Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-08-01
2002-04-16
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S296000, C438S303000
Reexamination Certificate
active
06372584
ABSTRACT:
TECHNICAL FIELD
The present invention relates generally to semiconductor fabrication, and more particularly to methods for fabricating improved ultra-large scale integration (ULSI) semiconductor devices including ULSI metal oxide silicon field effect transistors (MOSFETs).
BACKGROUND OF THE INVENTION
Semiconductor chips or wafers are used in many applications, including use as processor chips for computers, use as integrated circuits, and use as flash memory for hand-held computing devices, wireless telephones, and digital cameras. Regardless of the application, a semiconductor chip desirably holds as many circuits or memory cells as possible per unit area. In this way, the size, weight, and energy consumption of devices using semiconductor chips advantageously is minimized, while, nevertheless, improving the memory capacity and computing power of the devices.
A common circuit component of semiconductor chips is the transistor. In ULSI semiconductor chips, a transistor is established by forming a polysilicon gate on a silicon substrate, and then forming a source region and a drain region side by side in the substrate beneath the gate by implanting appropriate dopant materials into the areas of the substrate that are to become the source and drain regions. The gate is insulated from the source and drain regions by a thin gate oxide layer, with small portions of the source and drain regions, referred to as “extensions,” extending toward and virtually under the gate. This generally-described structure cooperates to function as a transistor.
MOSFETs having so-called “raised” source and drain regions have been provided, in which the source and drain regions extend above the surface of the substrate alongside the gate stack. Such structures advantageously exhibit less source/drain junction series resistance and provide more room for silicidation than conventional MOSFET structures, thereby improving transistor performance.
Epitaxy has been used to form the raised source/drain structure. As recognized herein, the epitaxial process entails the use of relatively high temperatures. The amount of heat used to make semiconductors is colloquially referred to as the “thermal budget” of a process. Minimizing the thermal budget is important,because a high thermal budget can cause unwanted side effects, such as dopant diffusion into well regions and into channel implant regions and warping of the chip. With the foregoing background in mind, the present invention recognizes the desirability of minimizing the thermal budget in a raised source/drain semiconductor chip fabrication process.
BRIEF SUMMARY OF THE INVENTION
A method is disclosed for establishing one or more raised source/drain regions on a semiconductor substrate. The method includes forming at least one gate stack on the substrate, and then disposing an amorphous silicon film over the substrate and gate stack. The film is polished down to the top surface of the gate stack and further is etched away after polishing. Dopant is then implanted into the film, and the film is irradiated with an excimer laser melt at least portions of the film and crystallize the silicon. After irradiating, annealing is undertaken to silicidize the film and activate the dopant in the film to thereby establish raised source/drain regions.
In another aspect, a method for establishing one or more raised source/drain regions on a semiconductor substrate includes disposing an amorphous silicon film on the substrate, and irradiating the film with laser light to melt at least portions of the film.
Other features of the present invention are disclosed or apparent in the section entitled “DETAILED DESCRIPTION OF THE INVENTION.”
REFERENCES:
patent: 5817550 (1998-10-01), Carey et al.
patent: 5824586 (1998-10-01), Wollesen et al.
patent: 5892246 (1999-04-01), Tsai et al.
patent: 5953615 (1999-09-01), Yu
patent: 5955759 (1999-09-01), Ismail et al.
patent: 6022781 (2000-02-01), Noble, Jr. et al.
patent: 6071762 (2000-06-01), Wu et al.
patent: 6072454 (2000-06-01), Nakai et al.
patent: 6110787 (2000-08-01), Chan et al.
Advanced Micro Devices , Inc.
LaRiviere Grubman & Payne, LLP
Lindsay Jr. Walter L.
LandOfFree
Method for making raised source/drain regions using laser does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making raised source/drain regions using laser, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making raised source/drain regions using laser will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2930729