Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-05-23
1999-05-04
Everhart, Caridad
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438685, 438692, H01L 21463
Patent
active
058997385
ABSTRACT:
A method for making stacked metal plugs in via holes and contacts was achieved, while retaining alignment marks without using additional masking steps. The method involves the deposition of a barrier layer and a tungsten layer, which fill the via holes or contact openings in an insulating layer. The tungsten is then etched back, without overetching, to the surface of the barrier layer to form tungsten plugs that are coplanar with the surface of the insulating layer. Concurrently the tungsten is removed from the recessed alignment marks, which allows for the replication of the alignment marks in the next level of metal, thereby eliminating additional masking steps. The residual tungsten left on the surface after etch-back is removed by a short chemical/mechanical polishing to eliminate defects. The etch-back also removes the tungsten from the beveled edge of the substrate that can cause peeling and additional defects. The method can be repeated several times to form additional levels of interconnecting metal having stacked vias.
REFERENCES:
patent: 5244534 (1993-09-01), Yu et al.
patent: 5271798 (1993-12-01), Sandhu et al.
patent: 5401691 (1995-03-01), Caldwell
patent: 5434451 (1995-07-01), Dalal et al.
patent: 5502008 (1996-03-01), Hayakawa et al.
patent: 5514245 (1996-05-01), Doan et al.
patent: 5705320 (1998-01-01), Hsu et al.
patent: 5747382 (1998-05-01), Huang et al.
Peng Shie-Sen
Wu Chen Bau
Ackerman Stephen B.
Everhart Caridad
Saile George O.
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Method for making metal plugs in stacked vias for multilevel int does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making metal plugs in stacked vias for multilevel int, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making metal plugs in stacked vias for multilevel int will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1865536